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FORWARD 
This report describes a port.ion of the work performed from 
July 1980 to March 1982 under Contract NAS8-33448 for the George C. 
Marshall Space Flight Center, National Aeronautics and Space 
Administration, Marshall Space Flight Center, Alabama. The 
technical managers for HSFC were Mr. B. R. Hollis, Jr., 
Mr. R. F. Dehaye and Mr. J. M. Gould. This report was prepared 
by the Hicroe1ectronics Research Laboratory of the Department of 
Electrical Engineering, Mississippi State University, under the 
direction of the principal investigator Dr. Thomas E. Wade. The 
principal participants in the program were Mrs. Mildred N. Sellars 
and Mr. James Ebentier. 
This final report has been divided into four areas of emphasis, 
with a separate comprehensive report fo. each area. These four 
areas represent the following subject groupings: 
PART I. Emphasis is on the realization of very dense 
metal interconnection for VLSI systems 
utilizing the lift-off process. Both a survey 
of lift-off techniques is presented as well as 
experimental and novel lift-off methods which 
have been investigated by the author. 
PART II. Emphasis here is on multilevel metal interconnection 
system for VLSI systems utilizing po1yimide as the 
inter1ayer dielectric material. A complete 
i 
characterization of polyimide materials is 
presented as well as experimental methods 
accomplished using a double level metal 
test pattern. A novel double exposure 
polyimide patterning process is also 
presented. 
PART III. Emphasis is on dry plasma processing including 
a characterization of and an equipment survey 
for plasma etching, reactive ion etching, 
(reactive) ion milling and plasma deposition 
processes. Also included is an indication of 
future microelectronic trends, including 
patterning technology, lithography, materials 
deposition, packaging, etc. 
PART IV. Emphasis here is on an evalution of dielectric 
material for use in VLSI metal interconnection 
systems. A number of dielectric material types 
(Gr combinatioD. of materials) are experimentally 
evaluated using a secGnd test pattern. Recom-
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1. INTRODUCTION 
The objectives of this part of the contract effort was to 
conduct an accurate study and evaluation of dielectric thin films 
in order to find the material or combination of materials which 
would optimize NASA's double layer metal process. Emphasis was 
placed on polyimide dielectrics because of their reported out-
standing dielectric characteristics (including electrical, chemical, 
thermal, and mechanical) and ease of processing, as well as their 
rapid acceptance by the semiconductor industry. 
The following dielectric materials were evaluated: 
a. Atmospheric CVD silicon dioxide (phosphorous doped) 
b. Polyimides (Hitachi PIQ-13 and Dupont PI-2555 and 
PI-2545) 
c. Low pressure CVD silicon dioxide (both doped and undoped 
varieties) 
d. Sputtered quartz (undoped) 
e. Plasma deposited silicon dioxide (both doped and undoped 
from two different vendors) 
f. Plasma deposited silicon nitride 
g. Composite films of polyimide and atmospheric CVD silicon 
dioxide 
Composite films of polyimide and L]'CVD silicon diexide 
(doped/ undeped) , ): 
\ 
Composite films of polyimide and sputtered quartz 
Composite films of polyimide and plasma deposited silicon 
dioxide 
~. 
Composite films of polyimide and plasma deposited silicon 
nitride 
h. All of above films over thin aluminum for pin-hole evaluation. 
Over 200 wafers have been prepared utilizing these dielectric materials 
such that a thorough characterization and evaluation may be conducted. 
Based upon these findings, certain dielectrics are recommended for 
NASA's use in their custom VLSI MOS arrays which will be yield 
efficient, reliable (short and long term life tested), and hence 
economical. 
II. EXPERIMENTAL PROCEDURE 
A. General Setup 
In this experimental study, 10 lots of 25 each 3 inch 
Monsanto silicon wafers having a resistivity of 9-15 ohm-cm., 
orientation <111> and boron doping were used as substrate 
material. These ten lots were designated as MSI through MSIO. 
Two lots, MS6 and MSIO were used for process development of the 
polyimide materials and test wafers. Lot MS4 waS used for pinhole 
density determination test and dielectric adhesion studies. 
All wafers used in this study were furnished by Applied Micro 
Circuits Corporation of San Diego, California. 
" 
-2-' 
" ... ", 
All wafers were thermally oxidized at the outset using a 
o Thermco furnace set at 1050 C and a 15 minute dry O2 , 120 minute 
steam, 15 dry O2 and a 20 minute N2 anneal process resulting in 
approximately 7500R thick oxide. Oxide and other dielectric 
meaSurements were made with a Nanometrics Nano Spec/AFT Micro 
Area Gauge and a Nanometrics CTS-l02 Film Thickness instrument. 
The pinhole decor"tion wafers, Lot MS4, were thermally oxidized with 
only 1200 Jl. of oxide (royal blue color in white light) and a 
subsequent 2000 R Al/Si metal DC sputtered on them. 
Metallization of all wafers was accomplished in an MRC 603 
vertical sputter system at approximately 8 kilowatt deposition 
power and 12 millitorr pressure. Patterning of aluminum (and 
dielectric) thin films was accomplished with positive photoresist 
and a Perkin-Elmer 140 microalign projection exposure system. 
Most dielectrics used in this study were de.posited at 
different semiconductor related vendors-as indicated in Wafer 
Proeess List, section C-lising the vendors demonstr"tion equipment. 
Atmospheric CVD phosphorous doped oxides deposited using an AMS 
2000 Reactor at 4500 C and all polyimides (Hitachi PIQ and Dupont 
PI 2545 and PI 2555) were processed at Applied Micro Circuits 
Corporation. Low pressure CVD oxides were deposited using 
an Applied Crystal Science SPLTO Reactor (diffusion tube type) 
at 420oC, 320 mi1li.torr and 4% by mol. weight phosphorous 
doped. Plasma enhanced nitrides were deposited by the LFE 
o Corporation using their System 8000 reactor at 340 C, and 600 
watts. The plasma enhanced oxides were deposited primarily 
-3-
by Pacific Western Systems, Inc. in their Coyote Reactor at 
o 380 C and a pressure of approximately 1 torr. A few plasma 
o deposited oxide wafers were processed at LFE Corp. at 340 C, 
45 watts power level. The sputtered quartz was deposited at 
Varian Corp. using their model 3125 RF S-Gun System with 
revolving planetary system. Wafers are heated to approximately 
l50-200o C during deposition and result in an oxide composi.te 
of SiO where X = 1.3. For all composite materials (i.e., 
x 
deposi tion of 4000 iI. atmospheric CVD oxide followed by a 1 jJ 
thick layer of DupontPI..2555 polyimide), the first layer was 
deposited and via holes (and pads) were patterned prior to 
depositing and patterning the second dielectric material. 
Both first (1 jJ thick) and second (1. 5 jJ thick) level 
metal layers consist of aluminum with 1% silicon. In order to 
Qhtain lQW ohmic resistance between these two levels in via's 
(Qpening in the dielectric to allQw first and secQnd level 
continuity), a RF sputter etch step is incorporated in-situ 
priQr tQ depositing the second level metal. In processing some 
of the wafers for this study, the sputter etch step was 
inadvertantly left out. This resulted in via chains having 
very high resistance (open-circuited) which could not be broken 
dQwn by either increased anneal temperature and time or by 




B. Test Mask Description 
The test mask used in evaluating these dielectrics consisted 
of several areas as follows: 
AREA I. 
AREA II. 
Via Test Pattern. Consist of a chain of 400, 600, 1000 
2000 via's all 8 x 8 microns square. Also, small chain 
of 10 via's both 8 x 8 and 6 x 6 microns in size. 
Capacitor Short Check. Consist of first and second level 
metal capacitor plates of area 1194 mils2 or 770,625 
microns square. Second metal overlaps first metal by 
10 microns all around. 
AREA III. Cross-O"er Test Area. Consist of 8442 cross-overs having 
first level metal 5 microns wide and 139,700 microns long, 
and second level metal 8 microns wide and 84,350 microns 
AREA IV. 
AREA V. 
long. Total cross-over area is 337,680 square microns 
(523.3 square mils). 
Interdigitated Metal. For each level of metal, unconnected 
interdigitated metal patterns are formed, each half of the 
pattern being connected to a pad. First level metal 
pattern consist of 19,000 micron (748 mils) long, 5 micron 
wide with 5 micron spaces. Second level metal pattern 
consist of 12,160 micron (479 mils) long, 8 microns 
wide with 8 micron spaces. 
Metal Resistivity M;onitoring Pattern. For each level of 
matal, a pattern consis,ting of three pads is used to 
monitor the resistivity of that levels matal. Between 
the first two pads, 35 sqaares of metal exist. Between 
the first and third pad, 74 squares of metal exist. By 
-5-
measuring the resistance between these two sets of 
pads, the metal ohms per square may be determined 
excluding contact resistance of the measuring probes. 
The width of these first and second level metal runs 
is 50 microns. 
-6-
\. 
C. Wafer Process List 
• 1 The following wafers have been processed for accurate comparison 
I 
-
of the most promising dielectrics based on extensive literature 
searches: 
1. Atmospheric Chemical Vapor Deposited Silicon Dioxide, Atm. Si02 
Source: Applied Micro Circuits Corporation 
8808 Balboa Avenue 
San Diego, CA 92123 
17 wafers, 1~ thick phosphorous doped (MS1-1 thru 17) 
6 wafe'rs, 0.4~ thick phosphorous doped for PI composit 
2-PIQ 13 wafers 9-1, 9-2 
2-PI 2555 wafers 9-3, 9-4 
2-PI 2545 wafers 9-5~ 9-6 
6 wafers, 0.411 thick phosphorous doped over PI 
2-PIQ 13 wafers 9-7, 9-8 
2-PI 2555 wafers 9-9, 9-10 
2-PI 2545 wafers 9-11, 9-12 
1 wafer for pinhole density det.ennination 
1 wafer, 0.411 thick vapox then PIQ 13, 4-20 
2. Low Pressure Chemical Vapor Beposi.ted Silicon Dioxide LPCVB-Si02 
Source: Applied Crystal Science 
2035 O'Toole Avenue 
San Jose, CA 95131 
ATTN: Chris Guiver (408)946-9353 
6 wafers, 1~ thick phosphorous doped (3-4% mol. wt.) 
(wafers 2-8, 2-9, 2-10, 2-11, 2-12, 2-14) 
6 wafers, 1~ thick undoped (wafers 2-7, 2-16, 2-17, 2-21, 
2-22, 2-23) 
6 wafers, O. 25~ thick phosphorous doped (for PI composit) 
2-PIQ 13 wafers 2-13, 2-15 
2-PI 2555 wafers 2-18, 2-19 
2-'PI 2545 wafers 2-20, 2-24 
-7-
6 wafers, 0.25~ thick undoped (for PI composit) 
2-PIQ 13 wafers 2-1, 2-2 
2-PI 2555 wafers 2-3, 2-4 
2-PI 2545 wafers 2-5, 2-6 
6 wafers, 0.25~ thick phosphorous doped over PI 
2-PIQ 13, wafers 7-1, 7-2 
2-PI 2555, wafers 7-5, 7-7 
2-PI 2545, wafers 7-9, 7-10 
6 wafers, 0.25~ thick undoped over PI 
2-PIQ 13, wafers 7-13, 7-3 
2-PI 2555, wafers 7-6, 7-17 
2-PI 2545, wafers 6-6, 8-7 
4 wafers for pinhole density determination 
2 wafers with 1~ phosphorous doped LPCVD 
Si02 (4-6, 4-7) 1 wafer with 0.25~ phosphorous doped for 
PI composit (4-8) 
1 wafer with PIQ 13 then 0.25~ phosphorous 
doped (4-16) 
3. Plasma Enhanced Silicon Bioxide, P.E. Si02 
Source: Pacific Ivestern Systems, Inc. 
505 East Evelyn Avenue 
Mountain View, CA 94041 
ATTN: John Ronald (415) 961-8855 
6 wafers, 1~ thick phosphorous doped (3-4% mol. Wt.) 
(wafers 3-3, 3-12, 3-19, 3-20, 3-21, 3-23) 
6 wafers, ~ thick undoped 
(wafers 3-11, 3-9, 3-14, 3-17, 3-22, 3-24) 
6 wafers, 0.25 thick phosphorous doped (for PI composit) 
2-PIQ 13, wafers 3-1, 3-6 
2-PI 2555, wafers 3-8, 3-10 
2-PI 2545, wafers 3-15, 3-18 
6 wafers, 0.25 ~ thick undoped (for PI composit) 
2-PIQ 13, wafers 3-2, 3-4 
2-PI 2555, wafers 3-5, 3-7 
2-PI 2545, wafers 3-13, 3-16 
6 wafers, O.25~ thick phosphorous doped over PI 
2-PIQ 13, wafers 7-15, 7-16 
2-PI 2555, wafers·7-8, 7-18 
2-PI 2545, wafers 7-11, 7-12 
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5 wafers, 0.25~ thick undoped over PI 
2-PIQ 13, wafers 7-4, 7-14 
2-PI 2555, wafers 8-11, 8-12 
I-PI 2545, wafers 7-24 
4 wafers for pinhole density determination 
2 wafers wi.th 111 phosphorous doped P.E. 
Si02 (4-9, 4-10) 1 wafer with 0.2511 phosphorous doped for PI 
composit (4-11) 
1 wafer with PIQ 13 then 0.2511 phosphorous 
doped (4-17) 
Also sent 3 wafers to Bill Liggett, LFE, for plasma enhanced 
Si02 deposition as follows: 
2 wafer, 111 thick undoped, wafer 3-25, 5-25 
1 wafer, 0.25~ thick undoped (for PI composit), 
wafer 7-25 
4. Sputtered Quartz SiOx 
Source: Varian Corporation 
611 Hansen Way 
Palo Alto, CA 94303 
ATTN: Dennis Nichols 
(415) 493-4000 Ext. 3826 
o 
7 wafers, 5000 A thick (MS 5-13 thru 19) 
o 
5 wafers, 1000 A thick for PI composit 
2-PIQ 13 wafers 5-20, 5-21 
2-PI 2555 wafers 5-22, 5-23 
I-PI 2545 wafers 5-24 
o 
6 wafers, PI then 1000 A thick quartz 
2-PIQ 13 wafers 8-2, 8-3 
2-PI 2555 wafers 8-4, 8-5 
2-PI 2545 wafers 8-14, 8-15 
3 wafers for pinhole density determination 
1 wafer wi.th 5000 A quartz, wafer 4-14 
~ wafer with PIC] 1~ then 1000 A quartz, 4-19 
1 wafer with 1000 A quartz for PI composit, 4-15 
-9-
5. Plasma Enhanced Silicon Nitride, P.E. Si N 
x y 
6. 
Source: LFE Corporation 
3375 Scott Blvd. 
Suite 102 
Santa Clara, CA 95051 
Attn: William T. Liggett 
(408) 727-2360 
6 wafers, 1~ thick P.E. Si N (MS 5-1 through 6) 
x y 
6 wafers, 0.25~ thick for P.I. composit 
3-PIQ 13 wafers 5-8, 5-11, 5-12 
2-PI 2555 wafers 5-9, 5-10 
1- PI 2545 wafer 5-7 
6 wafers, P.I. then O.25~ thick P.E. Si N 
x Y 
2-PIQ 13 wafers 8-8, 8-10 
2-PI 2555 wafers 7-19, 7-20 
2-PI 2545 wafers 7-21, 7-22 
3 wafers for pinhole density determination 
1 wafer with 1~ PE Sf N (4-12) 
x y 
1 wafer with 0.25~ for P.I. composit (4-13) 
1 wafer with PIQ 13 then 0.25~ P.E. Si N (4-18) 
xy 
Polyimides, Hitachi PIQ-13 and Dupont PI 2545 and PI 2555 
Source: Applied Micro Circuits Corporation 
and 
Mississippi State University 
2 wafers, 0.5~ thick PIQ 13 (9-13, 9-14) 
2 wafers, O.5~ thick PI 2555 (9-15, 9-16) 
2 wafers, 0.5~ thick PI 2545 (9-17, 9-18) 
2 wafers, 0.75~ thick PIQ 13 (9-19, 9-20) 
2 wafers, 0.75~ thick PI 2555 (9-21, 9-22) 
2 wafers, 0.75~ thick PI 2545 (9-23, 9-24) 
2 wafers, LO~ thick PIQ 13 (9-25, 8-16) 
2 wafers, 1.0~ thick PI 2555 (8-17, 8-18) 
-10-
2 wafers, 1.0~ thick PI 2545 (8-19, 8-20) 
2 wafers, 1.25~ thick PIQ 13 (8-21, 8-22) 
~ ~lf 2 wafers, 1.25:]! thick PI 2555 (8-23, 8-24) 
2 wafers, 1.25~ thick PI 2545 (8-25, 2-25) 
4 wafers for pinhole density determination 
1 wafer with 0.75~ thick PIQ 13 (4-21) 
1 wafer with 1. 25~ thick PIQ 13 (4-23) 
1 wafer with 0.75~ thick PI 2555 (4-22) 
1 wafer with 1.25~ thick PI 2555 (4-24) 
2 wafers, 2.0~ thick PIQ 13 (8-1, 8-13) 
2 wafers, 2.0~ thick PI 2555 (10-4, 10-6) 
2 wafers, 2.0~ thick PI 2545 (10-8, 10-23) 
D. Restricted Wafer List Studied 
Of the some 200 wafers processed, over 200 die per wafer 
were realized. In collecting data for the dielectric comparative 
studies, over 40 measurements per die is required (resistance, 
leakage currents and breakdown voltage measurements for capacitor, 
cross-over, interdigitated fingers, via chain as well as capacitance 
of big capacitor for f,ive different anneal temperatures) resulting 
in over 1.5 million measurements. Since collecting and analyzing 
this amount of data within the time frame required was impossible, 
the number of wafers studied was decreased to 30 representative 
dielectrics, in addition to those in lot M4 which were used for 
pin-hole and dielectric adhesion studies. For ease of reference, 
the dielectrics have been coded as indicated in Table I, and the 
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TABLE 1 - WAFER CODI? 
Wafer Type Code 
Doped Atmospheric CVD Si02 
Doped LPCVD Si02 
Undoped LPCVD Si02 
Doped Plasma Enhanced Si02 
Undoped Plasma Enhanced Si02 
Sputtered Quartz 


































0.4)1D-Ox + 0.7)l 





0.25)1 D-LP-Ox + 1)l PIQ 
0.2511 U-LP-Ox + 1)1 PIQ 
0.7)1 PIQ + 0.25)l D-LP-Ox 
0.6)l PIQ + 0.25)l U-LP-Ox 
0.95)l D-PE-Ox 
1.1)1 U-PE-Ox 
0.25)l D-PE-Ox + O. 9)l PTQ 
O.25)l U-PE-Ox + O.9)l PIQ 
'~ 



















E. Test Setup 
O.6~ PIQ + O.25~ D-PE-Ox 
O.6~ PIQ + O.25~ U-PE-Ox 
O.8~ U-PE-Ox 
O.35~ Qtz 
O.l~ Qtz + O.9~ PIQ 
0.6~ PIQ + O.l~ Qtz 
1. Oll PE-Nit 
O.25~ PE-Nit + O.9~ PIQ 
O.6)J PIQ + O.2~ PE-Nit 






1. 2511 2545 
1. 7~ PIQ 
The test setup for monitoring breakdown voltages, leakage 
currents and via chain resistances is shown pictorially in 
Figures 1 thr<lUgh 3. An Electroglas probe station was used in 
conjunction with a Keithley 416 Electrometer (for current leakag3 
measurements) and other precision voltage, capacitance and 





BLACK AND WHITE PHOTOGRAPH 
Figure 1. 
Figure 2. 
Test ·set-up for making break-down vol t age 
measurements. 
Test set-up for making leakage current measurements. 
Notice the copper shielding employed to increase 






Test set-up used to monitor via resistance 
capacitance measurements, short circuit and 
open circuits for capacitors, cross-overs, 
and i nterdigitated fingers. 
'-.. 
ORIGINAL PAGIO 
BLACK AND WHITE PHOTOGRAPH 
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III. EXPERIMENTAL DATA AND RESULTS 
Data and results on an individual dielectric basis and its 
composite with polyimide are presented together as a group in 
the same order as the dielectric listing presented in Table 2. 
Summary results for atmospheric CVD oxide are presented in Tables 
3 through 5. It should be noted that this dielectric was 
annealed at ~OOoC for 30 minutes in nitrogen prior to taking 
measurements on it. Thus, for this dielectric (and only this 
dielectric) data could not be taken on breakdown voltages, 
leakage currents, via resistances, etc. as a function of anneal 
temperature and time as was taken for all other dielectrics. 
Figure 4 (top) presents a profile of via resistance as a function 
o 
of position across the wafer for 400 and 500 C temperature anneal. 
The bottom figure represents the behavior of via resistance as a 
function of anneal temperature (representative dat o taken on 
later set of experiments). Figures 5 through 9 represent visual 
inspections of atmospheric CVD oxide wafers as observed through 
a microscope. As seen, the depOSition of oxide on top of 
polyimide resulted in severe cracking of this glass layer. 
Also shown are typical breakdown phenomena on capacitors and 
cross'-over sections of the test-pattern. Figures 10 through 19 
illustrate observed results in viewing cross-sections of this 
dielectric and its polyimide composites using a scanning electron 
microscope (SEM). Using this analytical technique, thicknesses 
of the various thin films can be accurately determined, step 
coverage of the dielectric over first level metal and second 
level metal over the dielectric can be observed, via formation 
-16-
I' 
and misalignment problems associated with via formation are 
noted, etc. 
Information on low pressure CVD oxides (sometimes referred 
to as low temperature oxides - LTO) and their composite with 
polyimides are given in summary Tables 6 threugh 8 and 14 through 
16. The infermation presented in Tables 9 through 13 represent 
via resistance data fer wafer 2-15 taken at various temperature 
anneal states. This same data was taken and tabulated for all 
wafers monitored, but is presented here for this one wafer as 
an indication of the number of die per wafer monitored (76) and 
the relative location of these die on the wafer. Based on this 
data for each "afer, the via resistance vs. position profile 
curves have been drawn, as sho~m in Figures 20 through 23. Figure 
24 shows a microscope photography of an observed capacitor 
breakdown location for wafer 7-2, and Figures 25 through 31 
present representative SEM an"lysis for low pressure CVlD oxide 
films and their polyimide composites. 
Plasma enhanced. oxides and their composites with polyimides 
are presented in Tables 17 through 23 and associated average 
via resistance data in Figures 32-through 36. Figures 37 
through 42 present micruscope observed results associated with 
plasma deposited oxides and their polyimide composites and Figures 
43 through 54 their SEM analysis. 
Summary of measured data and visual inspection information 
for sputtered quartz are presented in Tables 24 through 26 
and associated average via resistance data in Figures 55 through 57. 
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Microscope inspection photographs of sputtered quartz and their 
po1yimide composites are shown in Figures 58 and 59, and related 
SEM analysis in Figures 60 through 65. 
Plasma enchanced nitride summary data is presented in 
Tables 27 through 29, average via resistance data in Figures 66 
through 68, and SEM analysis in Figures 69 through 74. 
Lastly, straight po1yimide as a dielectric is considered, 
with summary data presented in Tables 30 through 37 and average 
via resistance data in Figures 75 through 82. Microscope 
observations are presented in Figures 83 through 89 and SEM 
analyses in Figures 90 through 95. 
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ORIGINA~ PAGE ~ 
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ORIGINAl. PAGE IS 
OF POOR QUALITY 
5 6 7 
!'IAHR POSITION 
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ANNEAL TEMPERATURE (·C) 
o 400·C 





Figure 4. Wafer 1-7. The dielectric consist of 1.0 micron doped 





VUE! HUl!!!ER 9-2 
tA!ACITANCE (1001HZI 23.37$pl 
l.t KETAL(COI RESISTANCE 2'33.ha, 
LEIIACE CURRENT(p" 
IS 'C FINAL' 
ClPACITOR 54.9 
ORiGINAL PAGE IS 
OF POOR QUALITY 
DIELECTRIC TYPE DOPED ATHOS O%IDE • Pia 
DIELECTRIC THICIOIESS I. "la; ..... 
2.d KET1L(COI RESISTAKCE 330.ha, 
BIEAIDOVH VDLTACE 
2$ 'C 200 'C FIHAL' 
590 m 
---- ------------------------------------------------------------- ---------.. POLY UUDE IS 400' C 
tROSs-ovn lIDO 170 610 OTHERS 501't 
-------------------------------------------------------------------------- CCOI- CROSS-OVER 
1st KE'l'ALnFl HIA 





(11I- INTERD 1 G ITATED 
FlIiGEIS 
(1i01- KOIHALLY OPE! 






















--.. -_ ........... - .......... - ......... - ........ ---------_ ......... ----_ .. _ ....... -_ ...... ,- ..... - .............. - ... - .... -.... _----.... _-.... -_ ......... _-............ - ... -.. 
BEFOiE AHHEALIKG 
COOD vn DtrlNITIOK, LOOlS COOD 
,nUlL IIiSPECTION 
OCCATIONAL BREAlDOVHS BETWEEn 
!ADS lHD ALONC STEPS, NO 51 CN OF LI FTlHG 
Table 4_ Measured data and visual inspection summary for wafer 9-2_ 
-21-
ORiGiNAL PAGE· IS 
Of POOR QUAUlY 
VArER NVIIBEi '-I 
CAPACITANCE C 1001HZ) 
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DIELECTRIC THIClNESS 
lad "ETALCCO) RESISTANCE 
BREllDOWN VOLTlCE 
15'C 100'C fiNAL' 
3\ 9Gb •• 
m 150 355 .- fiNAL TE"PERATUR£ fOR 
---------------------------------------------------- ----------------------- POLY I"IOE IS 400' C 
CROSS-OVER 111 545 455 340 OTHERS SOO'C 
--------------------------------------------------------------------------- CCO)- CROSS-OVEI 
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TOP UlER Of OUDE DEVELOPED CRlCIS 
IErORE lad ~ETAL DEPOSITION. "ITAL IK CRACIS 
fOIllED SHORTS SEMEN THE TOP OF THE C1P1CITOI 
1HD '!HE CI05S-0VEI 
lFTER lHNEALIHG 
KO RUBmKG. BlEUDOIIHS OCCURRED AT 
THE STEPS 






Figure 5. Hafer 9-8. l wm PIQ plus 4000A a tmospheric CVD 5i02 
Notice cracks in top dielec t ric . 
Figure o. \'Jfer 9-8. In addition t o cracks in CVD oxide, 
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Figure 7. Wafer 9-8. PIQ plus CVD Si02 . The crack in the top 
layel ' dielectric (CVD-Si02) i s suffi c ien t to C3use 
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l,rafer 1-22. lwm atmospheric CVD Si02. Notice 
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..... . .. _ .6 " u:'l:I " ~ ... . . o:t.JOC .... _ _ _ 
. ' n .. _ ...... ,...... r.:u .. . .. .. _ . ... _.I'tiI ~ _ .-. 
.. .3 :1 :l ~ '" ~ ...... lOZl. _.i ..... .. II .- _ ........... 
o 
Wafer 9-8. l~ PIQ plus 4000A atmospheric CVD Si02. 
Notice that capacitor breakdown in along the crack 
in top layer oxide. 
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Figure 10. Wafer 1-5, 5EM Micrograph of cross-over structure utilizing 
atmospheric CVD deposited 5i02 as dielectric of approxi-
mat ely 1 micron thickness. Magnification is 5500X. 
Figure 11. Wa fe r 1-5, 5EM micrograph of via cross-section utilizing 
1 micron atmospheric CVD deposited 5i02 as dielectric . 
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Figure 12 . Wa fe r 1-5, Hicroslice of l a r ge capacitor s howing thicknesses 
of top layer Allsi, atmospheric CVD Si02 and bottom laye r 
Al/Si. Magnification i s 8800X , (More accurate thin film 
thicknesses we re obtained from the SEM CRT than that 
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Figure 13 . h1afer 9-1, cross-section o f a via, dielectric consists o f 
0 .4 ~ thick undoped atmospheric eVD Si02 (bottom) plus 
0.75 ~ PIQ-13 (top). Magnification is 6600X. 
Figure 14. Cross-over of wafer 9-1, notice planarizing characteristic 
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Figure 15 . Cross-section of wafer 9- 1 s howing thickness of top layer 
Al/Si, PIQ-1 3 , a tmospheric CVD 5i02 and bottor.! layer Al/Si. 
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Figure 16. Via of wafer 9-7, dielectric consisting of 0.4 ~ atmospheric 
CVD 5i02 (top) and approximately l~ PIQ-13 (botto~). Notice 
crack in 5i02 layer. Magnification is 6600X. 
Figure 17. Via of wafer 9-7 with top layer Al/Si removed (knocked off 





Figure 18. Cross-over of wafer 9-7 indicating the two layers of 
iielectric. Magnification is 6600X. 
Figure 19. Cross-section of wafer 9-7 showing thickness of top layer 
Al/Si, atmospheric CVD/Si02, polyimide PIQ-13 and bottom 
layer Al/Si (noL shown up here). Magnification is 8800X. 
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B!tlID01lN VOL TAer 
25 'C 100 'C FINAL' 
uo 610 530 .- FINAL TEKPERATURE FOR 
--------------------------------------------------------------------------- POLYlKIOE IS 4 II' C 
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--- -------- ------------------- ------------------ ---------- --- ------ - ----- -- (CO) - C ROSS- OVE a 
I,t ftET1L(H) 290 







(NO)- NORMALLY OPEN 
--------------------------------------------------------------------------- OPEN- R)IOM.q.ha 





m 400 CAPACITOR CROSS-OVER 1st METAL 2nd KETAL 
JHORTS o I I 2 o 
ap!IIs 71 (NO) (NO) (NO) (NO) 
nSUlLlNSPECTlON 
StFOH 1HIIEALING 
-----_ .. _ ....... __ .. _--_ ....... _ .... _-_ ........ -.. _----_ .. _ .... __ ....... _------.... _ .................. _-----.. -- ..... _ ........ _---..---...... -
JIAS JLlGNTLl OVER ETCHED, STEEP 
-nIl'S, HO SIGHS OF LIlTING 
MAJORITY OF BREUD01lNS OctUiEO 
ALONG STEPS 
Table 6, Measured data and visual inspectiGn summary fGr wafer 2-22. 
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emEi DlE, NO SIGN OF UFTING 
Table 7. Measured data and visual inspection summary for wafer 2-8. 
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WAFER II11JIl!ER 2-15 
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lllELECTRIC TYPE DOPED LTD. PlQ 
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, 
OPENS 2 4 (HO) (NO) (NO) (HO) 
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Table 8. Measured data and visual inspection summary for wafer 2-15. 
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HAFER POSITION 
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ANNEAL TEMPERAT9RE (OC) 
Wafer 2-15.· The dielectric consists of 0.25 micron 
thick low pressure CVD doped oxide (bottom) plus 
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Table 9. Via resistance data for wafer 2-15 as measured 

































5 , 7' I 
57.. 51.5 . 51.1 51.3 
n.5 1f.7 11.7 ·57.3 
II.S 51.1 53 51.1 
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Table 10. Via resistance data for wafer 2-15 as measured afte.r 
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OF POOR QUALITV 
5 . , 7 
57 .5 U .1 16.1 
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'5.1 1'.7 12.' 
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Via resistance data for wafer 2-15 measured after 























































































I-II TEKP. \01 'C AVEUCE 51.01711 IIINIIlVII 
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Table 12. Via resistance data for wafel(,2-l5 measured after 
an additional 30 minutes 300 C ann",al in nitrogen. 
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OR·t'!'NAL Pf.,G~ m H=a!o 
OF POOR QUALl1''l 
IOSITION I 3 I I , 7 I , ID II 
.. ----------------------------------------------------------------------------------------------------------
45.' 15.1 ".1 II.! ".1 37.1 ".1 I.., 41.7 44.1 44.5 
I 15 .2 41.3 41.2 45.1 .... 45 47 ".1 15.1 ".! 44.! 
4U 45.1 15.3 41.1 46. , 15.1' 40.7 41 45 15 ".6 
I (5.1 45.1 ".1 13.' 11.6 tEKTER 15.2 14.5 14.1 14.6 11.1 
I n.1 15.1 45.1 41.1 15.1 47.1 16.1 45.1 42.7 16.7 16 
, 46 .4 
" .1 (5.5 15.6 ".9 16 44.~ 11.4 41.& U.& 51.5 
46.3 46.! 4U 11.3 46.1 14.4 44.6 51 13 .5 60 51.6 
------------------------------------------------------------------------------------------------------------
VAIER KUKBEK 1-15 TEKP. 400 '( AVERACE 15. 6!8U KINIIlUK 37.1 KUlKUN II 
OPEKS 0 0 0 0 D 0 ~ 0 D 0 I 
IVERA~£ 45.64116 IS.14216 45.22857 44.91429 45.92857 41.25 11.11143 45.25114 IS.' 41.51129 11.1 
KINIKUK 45.1 45.1 44.1 41.1 14 .• 31.1 4D.7 41 n.7 44.6 4U 
BAllIlUK '6.4 46. , 46.1 48.3 11.6 41.1 47 52 53.5 10 53.6 
Table 13, Via resistance data for wafer 2-15 measured 
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(NO)- NORnALLY OPEN 







m 4G! CAPlCITOR 














SLOPED VIA SlDEVlLLS, COOD STn 
··COYEIlCE, 110 SICNS ar UFTIIC 
BUBBLINC IN THE CENTER DIE, SOK£ 
IIUIDOVNS IEMEN PlDS 
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n __ ro ror~ 
ORIGINAL p"ut:. .;:, 











C . ~ ~ ---!: • 
2 3 5 5 6 7 8 9 10 11 
liAFlm POSITION 
100 200 300 400 500 
ANNEAL TEHPERATURE (·C) 
Wafer 2·2. The dielectric consist of 0.25 microns 
undoped lot" pressure CVD oxide (bottom) plus 1. 05 
microns Hitachi PIQ-13 polyimide (top). 
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\ 
ORiGINAL PAGE IS 
OF PQOR QUALITY 
WAIEI Illll!llEi 7-1 
CAPACITANCE (100KHZ) II.175pl 
1st I!ITlL(cO) ItSISTAHCE 104loh .. 
LEAKACE CURIEHT(p.) 
15 'C F1HlL 1 
CAPACITOR 1.4 , .1 
DIUECTRlC TYPE Pia. DOP.II LTO 
D1ELECTRIC rJiCKNESS 
I.d KETAL(CO) RESISTANCE 
!RElIDOWH VOLT1GE 
15 'C 100 'C fiNAL 1 
. tllai.toDS 
341 ,hi. 
ClO m 1- FINAL TEHPERATUI~ fOR 
--------------------------------------------------------------------------- POLYIKIDE 15 401'1 
CROSS-OYEI no 400 415 OTHERS SOO't 
--------------------------------------------------------------------------- ( CO) - CROSS- OVEI 
lsi I!ITAL(! f) HO 110 







(NO)- NORKALLY OPEN 










lst KETAL I.d KETAL 
D I 
- .. --............ -------i---.......... · ..... -... --------------... ---.... ----------.) .. , .. ~,---- ..... --.. --...... -... --.. ---... -..... ---..... ----
GPINS (NO) (NO) (NO) (NO) 
'ISUlL INSPECTION 
;ErOIt AHHElLIKC lfTER 1HHEAUNt 
---------------------_ .... -_ ...... -.. ----_._----.. - ............. _---------------_ .. _----------_ ........ _-------------
'ODD VIl nEFIHITION AND SIDEVItL 
SLOPE,COOD STEP COVERlCE 
BUlBUNt IN CENTER DlE, NO 
SICH ON hd "nAL LlIfTING 




































1 2 3 
lOa 
4 
ORiGINAL PAGE IS 







6 7 8 
HAFER POSITrON 
200 300 400 
ANNEAL TEl1PERATURE C'c) 
9 10 11 
500 
Wafer 7-2. The dielectric consist of 0.65 microns 
thick layer of Hitachi PIQ-l3 (bottom) plus a 0.25 
micron thick low pressure CVD doped oxide (top). 
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\ 
-QRIGIN,\\' P?I.GE is 
Of POOR QUALITY 
'VAIE! IIVIIB£B 1-\3 
ClPlCITANCE (IOOlHZ) II.17Spl 
1st KETAL(CO) RESISTANCE 11730b •• 
LUUGE CVRREIIT(p') 
15 'c FINAL' 
CAPACITOR .7 
DIELECTRIC TYPE PID + UHDOPEO LTD 
DIELECTRIC THIClKESS 
hd KETll<CO) RESISTANCE 
BBEUOOIIN VOLTAGE 
IS 'c 100 'C FINAL' 
. t51.icrtnt 
3'Ooh. 
SIO 470 330 .- FINAL TEKPERATVRE FOR 
--------------------------------------------------------------------------- POLYIIUOE IS 4 DO' C 
CRDss-ovn 15 330 490 430 34S OTHERS SOD' C 
.-----------------------------------------------•. -------------------------- (CO)·, CROSS-OVER 
1st KETlL(lF) SO 10 Nfl 







(NO)- HORIIALLY OPEN 
------------------------------------------------------------------------- OPEN- R}IDK.qob 





m no CAP1CITOR CROSS-OVER 1St KETAL 
3 I o 
IPDIS o I o 
·lEfORE IoNIIEALING 
:1:000 YI1 DEFINITION, GOOD SUP 
·tOVillGE, NO SI&lI5 or UnllG 
o 
(HO) (NO) (NO) (NOI 
nSU1L INSPECTION 
lmR ANNEALING 
,1UBBLING IN 'l'HE CENTER OI,E, SaKE 
"lI1UDOIINS OCCUR'ING ALONG STEPS' 









"' '-' z 
;:i 
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ORIGINAL PAGE m 







1 2 3 4 5 6 7 8 9 10 11 
WAFER POSITION 
100 200 300 
ANNEAL TEMPERATURE (. C) 
Wafer 7-13. The dielectric c0nsists 0f 0.55 micr0ns 
Hitachi PIQ-13 (b0tt0m) plus 0.25 micr0ns 10w pressure 
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Fi gure 24 . Wafe r 7-2. 
o l~ PI Q plus 2500A doped LPCVD 5i02 ' 
No tice loca t ion of capac itor breakdown. 
• 





Cross- over of wafer 2-Ll illu~~rating step- coverage · 
Ma gnification is 2750X . 
Figure 27 . St ep coverag~ of first l evel metal for wafer 2-21 . 






. ' " 
GRI ~[ i ··; A L (".J.G:: 
BLACK Af\:O "'JHIE PH;JTCGKAPH 
Fi gure 28 . Vi a ' s of wafe r 2- 1 3, die l e ctri c cons i s t of dope d LP CVD 
5i 02 (bottom) a nd polyimide PIQ-1 3 (top ) . Magni f icati on 
is 5500X . 
Fi gure 29 . Cr os s- ove r for wa f er 2-11. Magnificatio,", is n oox . 
-47-
Figure 30. 
CRI 3!i :AL i'P,C ::: 
BLAC K MW WH IT:: ?H ::;TCGRAPH 
A view of top and bottom layer int e rdigita ted finze r 
layout for wafer 2-13. Magnification is 1100X. 
Fi gure 31 . Cross-sec tion of bi g capacitor for wa fer 2-1 3 illustrating 
top layer Al/S1, polyimide PIQ, thin laye r of LPCVD 








VAUR IlUKBER 1·11 
CAPACITANCE (1001HZ) 




15 'C FINAL' 
CAPACITOR .1 
DIlLECTRIC TYPE DOPED PLASKA OXIDE 
DIELECTRIC THICDlESS 
2nd "ETAL(CO) RESISTANCE 
BREAlDOVN VOLTACE 
15 'C 100 'C FINAL' 
. "3ai-croDl 
m SlO •. FINAL TEKPERATURE rOR 
•••••••••••••••••••••••••••••• - •••• - •••••••••• - •••••••••••••••••••••••••••• POLYI"IDE IS IDD'C 
CIOSS·OVER 370 410 310 SID OTHERS 501' C 
•• --•••••••••• -............................................................ (CO)· CROSS·OVER 
hi KETAL ( IF) 130 liD 







(NO)· NORHALLY OPEl 
•• ---•••••••••••••••••••••••••• --.......................................... OPEN· R)IOK,goha 
















15t KETAL I,d "ETAL 
D I 
(NO) (NO) 
--... ---.... --.. -..... -..... -.......... -.. -... -- .... -----........ ---.. -.... -- .. ~- .... --.. --.. ----......... --.. -.. -.. ----... -.. --.-......... ---... ~ ..... ---
BUORE AllNtAL INC 
OVEII ETCHED VUS. pooa STEP 




NO iUSBLlHC. BRtAXDOVNS OCCURRED 
Table 17. Summary OT measured data and visual inspection for wafer 3-23 • 
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ORIGINAL PAG!! IS 












ANNEAL TEMPERATURE ('C) 
: : 
9 10 11 
500 
Wafer 3-23. The dielectric consist of 0.95 microns 




OR1Git .... l,L PRGE. is 
OF POOR QUALITY 
VArER IIUIISER 1-9 
CAPACITANCE (IOOIHZI 




n'c UNAL t 
ClllCITOR 7 .15 
DntECTRIC nPE UHDOPED PLASIIA OIlDE 
DIELECTRIC THICINESS 1.039.i,rofts 
lad KETAL(eOI RESISTANCE 414oh •• 
SREBRIAIOOVN VOLTACE 
n 'c 100 'C FINAL' 
no m 140 t_ FINAL TEKPERATURE rOR 
--------------------------------------------------------------------------- POLYI"IDE IS 400'C 
ClOSS-OVER 115 100 110 410 410 OTHERS SOl' C 
--------------------------------------------------------------------------- (COI- CROSS-OVEI 
hi !!£TALml 175 170 







(NOI- KORKALLP OPE. 























·,US OVER ETCHED. VERY SLOPED SIDE 
IALLS, SUEP STEPS, POOR STEP COVERACE, OVER 
'ITCHINC IIID UJiDES ETCHINC IN THE SlIIE LOCATIONS 
STEPS 
1FTER llIIIEAtINC 
NO BUBBLlNC, BiE1XDUVNS OCCURRED A! 
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1 2 3 
100 
ORIGiNAL FAGE !S 
OF POOR QUALITY 
• 25°C A 30QoC 
X 100'C 0 400'C 
+ 200'c 0 500'C 
4 5 6 7 8 
I/AFER POSITION 




Wafer 3-9. The dielectric consist of 1.1 microns 














ORIGiNAL PAGE is 
OF POOR QUALITY 
VAlEt H1IIIBER 
CAPACITANCE IIOOIHZ) 22.75pf 
1st IlEULlCO) I£SISTANCE J30hhl. 
lEllAGE CVIBENTlpl) 
25 'C FINAL t 
(AUCITOR 3.1 .1 
DIELECTRIC TtPF DOPED PLASHA OIIDE • Pia 
DIELECTRIC THl~IHESS 
2.d IIETUICO) RESISTANCE 
BBEllDOWN VOLTlel 
25 'C 200 'C FINAL' 
.71li." •• 
2Uohs 
5'5 530 t_ FINAL TEMPERATVRE FOR 
--------------------------------------------------------------------------- POLYIHIDE IS 401'e 
CROSS-OVEB 310 215 410 49S OTHERS 100'C 
--------------------------------------------------------------------------- ICO)- CROSS-OVER 
lsi IlETlLll,') n NIA 





I IF)- INTERDIGITATED 
UNCERS 
INO)- NORHALLY OPEN 
--------------------------------------------------------------------------- OPEN- R)IOH_vohl 





HI 401 CAPACITOR CROSS-OVER lst !lETlL 
o t o z 
aplHS t tNO) tNO) tNO) IND) 
nsvu INSPECTION 
:JErOBE lNNEH INC IFTER lNNEALlNC 
------------.---------~-----------------------------.. --------------------------.---
:COOD VIA DEFINITION, SLOPED 51DE 
'NAtLS, COOD liTEP COVEUCE 
'1UBBLINC IN THE C£!ITEI DIE, NO SICK 
:!Or .tIFTINe 
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1 2 3 
100 
ORIGINAL PAGi ;S 
OF POOR QUAL!TY 
... 200·C 





ANNEAL TEl'IPERATURE C·C) 
9 10 11 
400 500 
Wafer 3-6. The dielectric consist of 0.25 microns 
doped plasma enhanced oxide (bottom) plus 0.85 microns 
Hitachi PIQ-13 (top). 
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._ ...... (1 
VAIEI IMIREI 7-1S 
CAP1CITANCE 1111KHZ) 




15 'C lINAL' 
CAPACITOR , .1 1.7 
OR1GlNAL i"i'.Ci?: is 
OF POOR QUALITY 
DIELECTRIC TYPE VHDOPED PUSIIl OIiDEILFEl + PIO 
DIELECTRIC THiClKESS 
lAd "tULICO) RESISTANCE 
BRE1(DawH VU.tlC[ 
21 'C 200 't rl~AL' 
. '3bto ron. 
140 m 600 .- FINAL TEKPERATURE rDR 
--- --------- ---------- ----------------------------------------------------- PDLYlKIDE 15 401' C 
CRoss-om III m 130 130 OTHERS 100'C 
-- ------------------,.------------------- ------------------ ----------------- I CO) - tROSS-OVEI 
1st KETALilrl 91 110 
In' KET1L \IF I m. 






INOI- '::I.l1ALLY OPEN 
--------------------------------------------------------------------------- 'lPEN- 1)\,OK'9.ha 




1110 'II 4DI ·CAPACITOR CROSS-OVER lst KETAL I.d KETAL 
----_.,_ ....... _--- ....... -.... --- ........ _---.--_ .. _--... - .... --_ ......................... _-- .. -_ ......... - ........... --_ ........... - .. -----_ ............... - ..... _-
IHORTS • I I o 
GPINS 4 INO) INO) INDI IKO) 
H5UlL INSPECTION 
IEFORE ANIIEALIKC lFTER lKNEALINC 
... _------.... - ........... -... _-_ .......... __ .... --.... _---...... _-_ .. _---_ .. -----.. -... -.. -_ ........ _--------....... -.............. ---....... --_ .... .. 
COOD VIA DEFINITION AND SIDEWALL 
ILOPE, COOD STEP CDVER1CE 
BVGBtlNC IN 1'HE CENTER DIE, 
OCC1TIOHAL lREUDOVHS IEMEN PlDS 
Table 20. Sunnnary of measured data and visual inspeoction for wafer 7-25. 
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ORIGINAL p,:;.c£' 1~ 









2 3 4 5 6 7 
lVAFER POSITION 
100 200 300 
ANNEAL TEMPERATURE ('c) 
8 9 10 
400 500 
Wafer 7-25. The dielectric consist of 0.26 microns 
undoped plasma enhanced oxide (bottom) plus 0.84 





WArEl NVIIBER HI DIELECTRIC TYPE PID + DOPED PLASn! DIIDE 
.CAP1CITANCE (1001HZ) 10.175pl DIELECTilIC THI CINESS .U.icuns 
1st IIETlL(CO) RESISTANCE Ulloh.s lid IIUAUCO) RESISTANCE NIA ohas 
LElIAGE CORIENT(pl) BRElIDOllH VOLTiC' 
25 'C FINAL' 15 'C 200 'C FINAL I 
CAPACITOR 2315 300 440 330 t_ FINAL TEIIPERATURE FOR 
----------------------------------------------------------------.-.-------- POLYIIIIDE IS 400'C 
CROSS-DYEI II 0 10000 520 410 400 OTHERS 100'C 
--------------------------------------------------------------------------- (CO)- CRDSS-OYEI 
1st IIET1L!IF) 700 Jill 







(NO)- NO~ALLY OPEN 





















CIOSS~Y OYEI ETCHED VIlS. coon STEP 
<conRleE. SOlIE SICNS OF LIFTINC 
UTER ANNEALING 
'BORBLINC IN THE CENTER DIE. SOHE 
SIGHS OF LIFTING 






ORIGINAL PAGE IS 
OF POOH QUALITY 
VArER HUllBER 7-14 DIELECTRIC TUE PIO • UNDDPED PLASIIA 011 DE 
UfACITANCE mOlHZ I 




25 'C FINAL 1 
ClPACITDR 17.2 
CROSS-OVER 110 
1st IlETAIml 255 
KElSURINC VDITACE 100 114.4 
in ti!A1 lotS 
DIELECTRIC THICKNESS 
lId KETAI{COI RESISTANCE 
BaElIDDVH VOLTACE 
25 'C 200 't FINAt. 
501 310 
311 
NIA NfA III A 
Nil Nfl NIA 
1010 400 CAPACITOR CRDSS-Dvn 
SHORTS I o o z o 




1- FINAL TEMPERATURE rOR 









1'5 I I!ETAL hd KETAL 
5 
{NDI {HOI 
;SLlGNTLY ROUNDED VUS, LIn-OFF IN 
.JDlIE UElS, ENTIRE TOP una OF KETAL OF THE 
1:EIITlRDlt 
Jill IIE'1'lL LlnlNC EVERYilHnE, tOOlS BAD 
Table 22. Summary of measured data and visual inspection for ·wafer 7-14 • 
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\ 
ORIGiNAL PAGE IS 
OF POOH QUALITY. 
WAFER IMIBER 3-1S DIELECTRIC TYPt DOPED PLASIIA onDE mE) 
ClutlTAHtE m01HZ) 




'%5 'C FINAL' 
CAPlCITOR 11.1 
DItLECTRlC THIClHESS 
hd I!ETILlCO) RESlSTAHCE 
BREBIUIDIMI VOLTACE 
lS 'C lOa 'C FINAL' 
taicfOlll 
no,h., 
500 uo 355 .- FINAL T£HPERATUIE FOR 
------------------------------------------------------------- ------------ POLYIHI'DE IS 40 0 'C 
CROSS-OVER 410 m OTHERS 5 DI' C 
------------------------------------------------------------------------ (CO)- CROSS-OVEB 
hi I!ETALm) ISO 110 Nil NIA 
.. - ........ - ..... ----_ .. _--_ ... ----- .. -_ ........ -------... _-_ ...... _-... - ..... ----------................. ----
(1fI- IHTERDICIT1.TED 
FINGERS 
(HO)- HDIH1LLY OPEK 
. :. 
hd METAL(1Fl 290 310 NIA NIA NIA 






















.sUCNTU OVER tTtHED VUS, POOR S'l'EP 
.tDVERAC!, POSSIBLE BUllS IN CAPACITOR AKO 
liIOSS-OVEI 
IFTER ANNULING 
BUBBLING IN CEHTER DIE AHD TOP PLATE 
OF CAPACITOR, BREA1DOVIIS OCtUIED 1'1' STEPS 
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ORlGlNAL PAGE IS 
OF POOR QUAi..ITY 
4 5 6 7 
HAFER POSITION 
200 300 
ANNEAL TEHPERATURE ('C) 
8 
400 
• 25°C A 30QoC 
,100'C 0400'C 
+ ZOO'C Q500'C 
9 10 11 
500 
Wafe·r 3-25. The dielec.tr;Lc. c.onsists of 0.8 mic.ron 







Figure 38 _ 
-' 
( . - , ' -- . 
...... • • ,I 
.- . 
, ~_ ,1 o).f~ . • ,~ 
.,~ " . . 
- ," ; ' . ~ J.t-
._ .-·;.GE is 
QU;,UTY 
Wafer 3-25 . l\lm doped plasma enhanced 5i02 (from 
LFE). Noti"ce bubbles in second level metal of big 
capaci tOl' . 
On a few of the doped plasma enhanced 5i02 obtained 
from Pacific Western, particulate count was large. These 
particles could be removed by the scrubber, however, this 








£ ' " g;= - ru 
Fi gure 39 . Wafe r 3-9. l ~m undope d pla sma enha nce d ~ i0 2 . Notice 
ove r- e t ching o f v i a ' s a nd r esidue l ef t in the pads . 
Figure 40. Wa f e r 3-9 . Notice the jJoor step- cove r age a t t he 






ORIGINAL PAGE IS 
Of POOR QUALITY 
~" :" ~ 
• • 
.. ,
' . ~ 
Figure 41. \Ja fe r 3- 9 . l ~m undoped plasma enhanced Si02. No tice 
ove re t ch i n s ome pad s (midrile ) and res iuue in othe rs 
(top) . 
~ I I I --
.' 
., j I 
- ~I 
' I I 
OJI I I l , • I I 






- 1 I 0-
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Fi gure 42 . Wafer 7- 15 . l ~m PIQ p lus doped plasma enhanceci Si 02. 
On th is wa f e r , notice poor a dhes ion of second l eve l 




Figure 43. Via's of wafe r 3-11, di e lectric consisting of undoped plasma 
deposited Si02. Notic e large viaover-e tch in processing 
these wafe rs. ~~gnification is 3300X. 
Figure 44. Cross-ove r of wa fe r 3-11. Notice exce llent step cove rage 







Figure 45. Via ' s of wafer 3-12 , dielectric consist of phosphorous 
doped plasma deposited Si02 . Notice ove r - etch of die lectric . 
Ma~nifi.cation is L400X. (Processed by P.l.]. Corp . ) 
Figure 46 . Magnification of above SE~ mi crograph illustrating dielec-
tric and metal s tep-coverage . Magnification is 11,OOOX. 
- 65 -
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figure 47 . 
Figure 48 . 
GR!G'1'·~~,L Pf\GE is 
Cf ;-. O')~{ QUALITY 
Cross-over of wafer 3-12 . Magnification is 6600X . 
Cross-section of edge of big capacitor il1u.trating 
step coverage property of dielectric for wafe r 3-1 2 . 








Via's of wafer 5-25, dielec tric consist of approxi-
mat e ly one micron undoped plasma deposit e d Si02 ' 
Magnification is 4400X . 
Cros~- s ec tion of a ViA on wafe r 5- 25 . Notice s li ght 




Figu re 52 . 
, . 
CF '" . ....... ... : '1 
CrOSS - 0vers for wa f e r 5-2 5 . Hagnifi cat .ion j s 
6600X. 
Cross - section of bi g capacitor for wafer 5-25 showing 
top layer AIISi, plasma deposited Si02 (dark), 
bottom layer AI/Si and the rmal oxide layer . Hagni -




BLACK AND WHITE PHOTOGRAPH 
Figur-e 53 . Via ' s of wafe r ) -1, dielec tric c onsist of polyimide 
PIQ-13 (top) and 0.25 ~ phosphorous doped plasma 
depos it ed Si 02 (bottom). Magni f i ca tion is 3300X. 
Fi gure 54 . Cross-over of wa f e r J-1. Notice pl anarization 





omGjN;~L PAGE m 
elF !POOR QUAUT'i 
VArEl k1JllBER 5-14 DIELECTRIC TYPE UNDOPED SPUTTERED ~UARTZ 
tlPACITAliCE (1001HZ) N/.A pI DIEUCTRtC THICDIESS .5U.ioron. 
lsi KETlL(CO) RESISTAIICE HIA .ha. lAd KETAL(GOi RESISTANCE NIA .ha. 
lEllAGE CURBENT(pl) JBEUDDIIH VOL TAG[ 
15 'C FINAL' 15 'C 100 'c fiNAL' 
t . 
CAPACITOR .- fiNAL TeKPERATURE rOR 
--------------------------------------------------------------------------- POLYIMIDE IS 40l'C 
CROSS-OVER OTHERS 100' t 
--------------------------------------------------------------------------- (CO)- CROSS-OVER 
151 HETlLm) 7350 NIA 







(NO) - NORMALLY OPEN 
--------------------------------------------------------------------------- OPEN- R)IOK'goba 
!ElSUllIKG VOL,AGE 142.1 141.1 




















-----------... ---_ ... _-_ .. _--_ ... _-------------_ .. _-----------------------_ .. _-_ ...... _---_ ... __ ... _----------------
YUS OVER ETCHED, PORTIONS OF THE COI!IIERS 
OF THE CAPACITOR niH TO Bl: KISSING, VERY POOR STEP 
COVERlGE, APPEARS TO HAvt RESIDUE ON TOP OF FIRST 
·IETlL, ALL C1Pl~ITORS AND ClOSS-OVERS SHORTED 
JlO UfAlENT EFFECTS nOM THE AllNElLIKG, 
STILL IAGED LOOIING 
Table 24. Summary of measured da,ta and visual inspect:j.oR for w,afer 5:-14 .. 
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ORIGINAL PAGE IS 
OF POOR QUALITY 
• 25°C .6 30QoC 
• 100'C 0 400'C 
. ~200:CO 500'C 
- --:=:;;;0 :::s 
... ~--... -
2 3 4 5 6 7 8 9 10 11 
100 200 300 400 500 
ANNEAL TEHPERATURE ('C) 
Wafer 5-14. The dielectric consist of 0.35 micron 








VAtU lIVII1ER 5-U 
CAP1CITANCE mooo) 




15 'C FINAL' 
CAPACITOR 3.1 
1IlELECTRIC TYPE VHDOPED SpmERED QUARTZ + PIG 
DIELECTRIC THIClNESS 
1.4 I!rm(CO) RESISTANC~ 
BlElIDOIIH VOLT1GE 
15 'C 100 'C FINAL' 
lIO,has 
260 230 120 .- FINAL TEI!PERA~RE FOR 
--------------------------------------------------------------------------- POLYI.HIDE IS 401't 
CROSS-OVEI 55 145 330 OTHEIIS 100'C 
-----------------------------.. -----------•. ------------------------------.. (CO) .. · CROSS-OVER 
151 IlETlL Url 110 115 







<HO)- NORMALLY OPEN 
--------------------------------------------------------------------------- OPEN- RlIOH,q.ha 





'01 100 CAPACITOR CROSS-OVER 1st llETiL l.d IlETAL 
'HOR'I'S 
·OPEKS o I 
JlEFORE lHNE1LIKG 
';cDOD VIA DEFINITIOH, NO SIGH OF 
lHTING 
1 o 
GiOI (NOI (NO) mOl 
,nUll IKSPEtTION 
;BUBBLING IN TNt tENTER DIE, NO SIGK 
-OF .LIFTINC 
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Figure 56 . 
o 
ORIGINAL PAGE :s 
OF POOR QUALITY 
: : I~~ I I _____ .;:/~ : :' : :: 
A 0 A A .--A , 
• 
• 25°C 
)( lODoe A 300·C 
... 20Qoc 
o 400·C 
., 0 0 • ....----0--..., 
• • • 
, ............... " 
1 2 3 4 5 6 7 8 9 10 11 
WAFER POSITION 
100 200 300 400 500 
ANNEAL TEMPERATURE 
Wafer 5-21. The dielectric censist of 0.11 micrens 
ef RF sputtered quartz (bettem) plus 0.9 micrens ef 





At P""'': ,~ ORIG!N" h'"- l~ 
OF pOOR QUAl..rrY 
vu EI I!11I!i ER 1-3 
tlUCITANCE <IIOlHZI 37. U5,! 
ht I!ETUICOI RESISTANtE 15U.h .. 
lEUA'E CURRENTlp.1 
25 't FIHAL t 
CAPlCITOR 21.7 
DIELECTRIC TYPE PIO • UHDOPED SPU!TERED QUARTI 
DItLECTRIt THItDlISS 
hd mAHto I RESISTANCE 
BREAIDOWN VQLTAGE 
25 't 210 't FINAL' 
.7.icnns 
230 110 UO t_ FIHAL TEKPERATURE rOR 
.. ---••••••• - ••• -.----.------•• --.-----.... -.----------.-------.-•• --.----- POLYIKIDE IS 4DO't 
Closs-onR 140 135 100 OTHERS 501' C 
-----------.-------.-.-•••• -•• ---••• --------.---.-••• -------•• ------------- ICOI- CROSS-OVER 
lit .;UALlIrI 35 10 







IHOI- NORHALLY OPEK 
















tROSS·OVER 1st KETAL Ind KETAL 
o 2 
(HOI (NO) (HO) 
VISUAL INSPECTION 
·BErOiE lHHEALIKG 
"UTIlE PORTIONS or QU1Rn KISSING, 
40lIE CUlBn IIISSlKG IEMER THE CAPAcITOR 
fLiTES, tODD STEP COVERlGE DUE TO THE PIC 
lrTER 1IIIIEALIHt 
"BUBBLING IN THE tENTER DIt, NO SICK 
OF lUTIHG 
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ORIGINAL PAGE 13 
OF POOR QUALITY 











8 9 ]0 11 
400 ' 500 
Wafer'S-3. The dielectric consist of 0.6 microns of 
Hitachi PIQ-13 (bottom) plus 0.11 microns of RF 







GFli Cl i iA l P i\l~L 
B\..J'\CK AND WHITE PHD rOGR APH 
• • 
-
Fi ic r e 58 . Wafer 5-14 . O.5~m sp utte r e d quartz The qua rtz i s 
l ef t on t op of the first l eve l metal onl y i n the cen t e r, 
Figure 59 . 
outte r edges are bare. 
- - - ---' 
~ <I~=====;;~ 
, 
Wafer 8-3. PIQ plus sputte red quartz on top. Notice 
in areas that entire portions of qua,tz is missing 
(believed to be r€moved in processing). 
·76-
\ 
Figure 60 . 
Figure 61. 
ORIGINAL PAGE 
BLf,CK AND WHITE PHOTOGRAPH 
Via' s of wafer 5- 15, di~lectric consist of sputt ered 
quartz . ~!a gnif ication is ]]OOX. 
Closs-over of wafer 5-15. Notice "mouse-holes" at steps. 
Magnification is 6600X. 
-77-
\ 
Fi gure 62. 
Figure 63 . 
OR1 GIW\L PACt: 
,\i lD WHI TE Ph O rOG RAPH 
Perpendi cular view of cross-overs of wafer. 5-15 
illustrating s t ep - coverage problems. Ma gni fica t ion 
i s 6600X. 
Cross-section of bi g capacitor for wafer 5-15 showing 
thickness of top layer Allsi, quartz dielectric, and 





ORIG :I\AL PAGC 
BLACK MD WHITE PHOTOGRAPH 
Via of wafer 5-20, dielectric consist of 0.11 ~ quartz 
(bottom) and approximately 1 ~ polyimide PIQ-lJ (top). 
Magnification is 5500X . 
Cross-over of wafer 5-20. Notice planarization of 
dielectric. Magnification is 5500X. 
-79-
\ 
ORIGIHAL PAGE IS 
OF POOR QUALITY 
WIUI IlUliSER 5·1 
(1lACITANC£ (100KHZI 47.115pl 
1.1 HETAt(COI RESISTANCE 17110b •• 
lElKAGE CURREHT(p.' 
n 'C flNAt. 
DIEtECTRIC TYPE PtASHA NITIIDI 
DIEtECTRIC THICIKESS 
lId HETAt(COI RESISTANCE 
BIEAKDOWN vOtTAGE 
15 'C 100 'C FINAt. 
1.I"o.s 
4730b •• 
ClPACITOR 7 n.1 510 450 t.. FINAL TEliPERATURE FOR 
.-•. ---.-••.•.•..••••••.....••.•.... --•.••••.... -•..•••..•.• --••.• -..••.••. POtYllIID£ IS 400'C 
CIOSS·OYER 2400 17 DO 400 460 315 OT:iERS 5 01 ' C 
-.----.---•••••••..•.• -••••.. -••.••••..•.••.••••.. -........................ (COl· CROSS· OVER 
1.1 lIETAte IrI us JOO 







(NOI· NOlHltt' OPEl 
-•• --••••.•••••••.•..•.•••••.•.• -•..••.•...•••••••...••••.•. -.-............ OPEN· IlIOH"gob. 





m 400 CAPACITOR CROSS·OYER lsi KETAL I.d H£TAL 
5HOJm , , o 11 o 
OPINS , I (NOI (NOI (NOI (NOI 
USUAL INSPECTION 
'IEFORE &NNEAtlNG ImR ANNEltING 
'POOR SHAPED nu, SOlIE UNDER ETCHED 
·!NO'SOH.! ovn ETCHED, S1E!P STEPS, BlGED 
.lOOlINC 
,JIll BUBBLING. IREAKDOIIIIS OCCUUED AT 
:STEPS 
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ORIGiNAL PAGE 13 
OF POOR QUAllrv 












ANNEAL T&~PERATURE (·c) 
8 9 10 
400 SOD 
Hafer 5-3. The dielectric consist of 1. (') microns 




. ORIGINAL PAGE IS 
OF POOR QUALITY 
VAfE! NUIIBER 5-11 DIELECTRIC TYPE PL~SK~ NITRIDE + PIO 
tl~lCITINCE 1100lHZ) 




IS 'C rlNAL' 
DIELECTlIC THICKNESS 
lnd K£T1L(COl RESIST~~CE 
BREBREAIDOWH VOLTI~I 
IS 'C 100 'C FINAL' 
I.OS"i,ron. 
3l1oh. 
CAUCITDR 34.3 .5 SIG 600 SIS .- FINAL TEKPER~TUR£ FOR 
---------------------------------•• ----------------------------------------- PDLYIKI DE [5 401' C 
CROSS-OVER 440 ISS SIS SIS m OTHERS SOO'C 
------------.-------------------------------------------------------------- (CO)- CROSS-OVEI 
I.t KETILIIFl ISO Nil 







(NO)- HORKALL! O~EH 
























'VISlBLE DIFEREHCE IN THE ETCHING OF 
tHI TVO LUUS, GOOD STEP COVERIGE 
AFTER lNNEALlHG 
BUBBLING IN THE CENT',P. DIE, SOKE· 
,UEUDOIINS OCCURRED BETWEEN TII.< aDS, SOKE 
:SIGNS OF L1FT1KG AROUKD THE EDGES OF THE VUEI 
Table 28. Summary of measured data and visual inspection 

















































ORIGINAL PAGE IS 
OF POOR QUALITY 




ANNEAL TEMPERATURE COC) 
8 9 10 11 
400 500 
Hafer 5-12. The dielectric consist of 0.25 microns of 
plasma enhanced nitride (bottom) plus 0.85 microns of 












ORIGINAL PAGE IS 
OF POOR QUALITY 
VArIn lIUI!BER 0-10 
CAPACITANCE (1001HZ) 31.115pl 
1st fttTAL(CD) RESISTANCE Illl.ha, 
LEAKAGE CURRENT(pa) 
25 'C FINAL' 
CAPACITOR 10.3 .6 
DIELECTRIC TYPE PIG + PLASMA NITRIDE 
DIELECTRIC THICKNESS 
Ind METAL(CO) RESISTANCE 
DREAIDOVN VOLTAGE 
15 'C 100 'C FINAL' 
.71licrons 
l05.has 
410 m 400 .- FINAL TEKPERATURE lOR 
--------------------------------------------------------------------------- POLYIHIDE IS 400'C 
.nOSS-DVER 140 310 OTHERS 501' C 
--------------------------------------------------------------------------- (CD)- CROSS-OVER 
Is I mAL Cl FI 60 135 







(NO) - NDRHAL LY DP EK 







, 00 400 CAPACITOR 
o o 










EXCELLENT VIA DEFINITION, GOOD STEP 
-tOVERAGE,ijO SICK OF lIFTING 
lrrtR ANNEALING 
NO BOBBLING, NO SIGN OF LIFTING, 
lOOK VERY COOD 









































ORIGINAL PAGE IS 










ANNEAL TEMPERATURE ('C) 
8 9 10 11 
400 500 
Wafer 8-10. The dielectric ~onsist of 0.45 microns 
Hitachi PIQ-13 (bottom) plus 0.25 microns plasma 
enhanced nitride (top). 
-85-
ORIG iN AL PAGE' 
SLACK AND WHITE PHOTOGRAPH 
Figure 69 . Cross-section of via for wafer 5- 2 , dielectric consist of 
plasma deposited silicon nitride. Magnification is 5500X. 
Figure 70 . Via section of wafer 5- 2 illustrating incomplete removal 





BLACK /I,ND WHITE PHOTOGRAPH 
Figure 71. Cross-over of wafer 5-2 illustrating s tep-coverage 
dielectric. Na gnification is 5500X . 
Figure 72. Magnification of a first layer metal interconnect 
covered with dielectric for '4afer 5-2. Notice the 
excellent step-coverage and slight 'cusping' of 




C i'!G l r~M. ?AGE 
BLACK AND WHITE PHOTOGRAPH 
Via of wafer 7-19, die1ec.tric consist of approximately 
0.75 ~ polyimide PI-2555 (bottom) and 0.25 ~ plasma 
deposited silicon nitride (top). tlagnification is 4400X. 












ORIGiNAL PAGE IS 
OF POOR QUALITY 
VAfER NUlIBER 9-16 
CAPACITANCE 1100KHZ) 




35 'C FINAL' 
CAPACITOR 10.1 .1 
CROSS-OVER 170 30S 
DIELECTRIC TYPE asss 
DIELECTRIC THICKNESS 
!ud KETALICO) RESISTANCE 
BREAIDOVN VOLT1GE 
25 'C 300 'C FINAL' 
.bicrons 
263.h •. 
475 4!0 310 .- FINAL TEMPERATURE FOR 
390 3S0 350 
PULYINIDE 15 400'C 
OTHERS 500'C 
--•• -.----••• --•• ---•• -----•• ---•• ---•• ----.---•• -.--------.--•• ----------. ICOI- CROSS· OVER 
I.t KET4LllFi 15 NIA 







INOI- HOONALLY OPEN 























EiCEIIEHT VIA DEFINITION, NO SIGNS 
ifF l1FT1I1G 
AFTER AHliEALINC 
BUBBLING IN THE CENTER DIE,NO SIGNS 
'!IF UFl'ING 
Table 30. Summary of measured data and visual inspection 

























































ORIGINAi. PAGE IS 
OF POOR QUALITY 
" ---~ , 

















ANNEAL TEHPERATURE (. C) 
:" 6 , 
, I 
9 10 11 
, . 
400 500 
Wafer 9-16. The dielectric consist of 1. 0 microns of 
Dupont PI-255S. 
-90-
VAIEII N1JI!BER 9-U 
CAPACITANCE (100KHZ) 
lsi HET1L(CO) RESISTANCE 
r"J\~,.II'llAi.. PAG£ IS vt .. .:J· • • 
OF POOR QUALln 
10.5pl 
!047.b •• 





and If'TAL(CO) RESISTANCE 
BREAKDOWN VOLTIG! 
is 'C fiNAL' 
CAPACITOR 3. I 4.9 
CROSS-OVER m 
15 'C 100 'C FIHAL' 
141 
m 
100 .- FINAL TEKPERATURE FOR 
POLYI/!IDE IS 400'C 
OTHERS IOO'C 
--------------------•••• -.---•• -.-•• ----•• ----.---.- •••• ---- •• -••••• --•• --. (CD)· CROSS-OVER 
lsi HET&L(IFI 90 NIA 







(NOI- NORKALLY OPEN 
•• -••• -.--------.--•• ----.--•• --.-.---•• ----.-•••• ------------•• --•• ------- OPEN- RIIOIf'9,h. 
IElSURIHG VOLTAGE 71.4 71.4 
VIA CHAlKS 













·COOD VIA DEFINITION, GOOD ADRERANCE, 
COaD STEi COVERAGE 
AFTER ANNEALING 
BUBBLING IN THE CENTER DIE,NO SIC. 
or UFTINC 













'" u Z 
<C 
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ORIGINAL PAGE rs 
OF POOR QUALITY 
• 25°C 
A 300'e 







1 2 3 4 5 6 7 8 9 10 11 
100 200 300 400 500 
ANNEAL TEMPERATURE 
Hafer 9-25. The dielectric consist of 0.8 microns of 
Hitachi PIQ-13. 
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IIAFER HUllBER A-IO 
tAfACITlNCE (IOOKHZl 






Ind KETAWF I 
tEUACE CURRENT( pil 





KEASURING VOLTAGE 100 Z 14.4 
VIA CHAINS 
OHIG!NAL PAGE IS 
OF POOR QUALITY 
DIELECTRIC TTfE 1555 
DIELECTRIC THICKNESS 
2nd "ETAL(COI RESISTANCE 
BREAKDOWN VOLTAGE 
21 'C 100 'C FINAt· 
610 555 16S 
m SlO 511 
HIA NIA HIA 
HIA HIA HIA 
1000 600 400 CAPACiTOR CROSS-OVER 
SHORTS o o o o 
OPENS o 12 13 (HOI (HOI 
nSUAL INSnC!ION . 
Jaicrons 
20 6 ohlls 
.- FIHAL TEKPERATURE FOR 
POLYIKIDE IS 400'C 









<NO I (NOI 
iEFORE ANNEALING iFTER ANNEALING 
SLIGNTLY ROUNDED VI!S, GOOD SLOPE ON 
'5IDEl/ALtS OF VIAS, GOOD STEP COVERAGE, NO 
SISN or Iud KETAL tIFT-OFF 
SOKE BREAKDOWNS OCCURED RETWEEN PADS, 
·ilUBBLlNC IN CENTER DIE, NO SIGHS OF LIFT-OFF 




















































ORIGiNAl. PAGE l'B 






2 3 4 5 6 
,,"PER pas [TION 





Wafer 8-1B. The dielectric consist of 
Dupont polyirnide PI-2555. 
-94-
9 10 11 
400 500 
1.5 microns thick 
~ 
ORlalNAL PAGE is 
OF POOR QUALITY 
VAUI NVIIBER 0-10 
CAPACITANCE (100KHZ) 




15 'C FINAL I 
CAPACITOR 52.1 
CROSS-OVER 145 290 
DIELECTRIC nPE 1545 
DIELECTRIC THICKNESS 
lad "ETAL(CO) RESISTANCE 
BREAKDOWN VOLTAGE 
15 'C 100 'c fINAL' 
liD no 
300 310 310 
i.laieron! 
110.ha, 
.- FINAL TEMPERATURE FOR 
POLYIHIDE IS 400'C 
OTHERS 500' C 
--------------------------------------------------------------------------- (CO)- CROSS-OVER 
1st IItTALCIF) III UO 







(NO)- NORMALLY OPEN 
--------------------------------------------------------------------------- OPEN- B)IOH,qoh. 





601 400. CAPACITOR CROSS-OVER I.t IItTlL lnd KETAL 
'HORTS o o I • o I 
GPIIIS 4 (NO) (HO) (NO) (HO) 
fl5UAL INSPECTION 
'8£f01lE Alill£ALIHC .IFTER AlINEAtlNC 
~DOD VIA DEFINITION, COOD STEP :HD BUBBLING, NO SIGH OF LIFTING 
covnACE 
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1 .2 3 
100 
4 
ORiGINAL Pfi.GE is 
OF POOR QUALITY 
5 6 7 
200 300 
ANNEAL TEMPE~\TURE 
8 9· 10 
400 500 
Wafer 8-20. The dielectric consist of 1.1 microns 




WAFER NlJl!BER O-l! 
CAPACITANCE 1100KHZ) 




15 'C FIlIAL' 
CAPACITOR 7.1 .05 
DItLECTRIC TYPE PIa 
DIELECTRIC TNICXHESS 1.IIS.ioron. 
2nd KETALICO) RES!:!.~CE aOSobls 
BREAKDOWN VOL Tier 
IS 'C 100 'C FINAL' 
415 470 .- FINAL TEMPERATURE FOR 
--------------------------------------------------------------------------- POLYIKIDE IS 400'C 
CROSS-OV~U 135 275 400 400 m OTHERS 500'C 
--------------------------------------------------------------------------- (CO)- CROSS-OVER 
lsi KETALlIF! IS5 







(NO) - HORJ\}!.LY OPEN 
--------------------------------------------------------------------------- OPEH- R)IOKegohl 





600 400 CAPACITOR CROSS-OVER lsi KETAL and KETAL 
SHom o o o 
GPIlIS o o 
lIErORE ANNEALlHG 
CGOO VIA DEFINITION. COOD STEP 
gO'IEBAGE 
o o o 
INO) INO) INO) INO) 
'ISUAt INSPECTION 
AFTER AlIlIEALlHC 
BUBBIIKG IN THE CENTER OIE.HO SIGK 
or tIFTING 














































OR''''N'''' pA.GE IS ,..::..1 .~ 




2 3 4 5 6 7 
h'AFER I'OSITION 
100 200 300 















Wafer 8-22. The dielectric consist of 1.2 microns 





OR\SlNAL PAGE IS 
OF pOOR QUALli'I 
WAFER IMUlER 6-14 
tAPACIT~CE (100KHZ) 




25 'C lINAL' 
mACIlOR .65 .4 
DIELECTRIC TYPE ISSI 
GI£LECTRIC THICKHESS 
Ind METAL(CO) RESISTAHCE 
BREAKDOVN VOLTAGE 
!5 'C 106 'C lINAL' 
665 SIS 565 
I. nSoi orons 
!94ohms 
.- FINAL TEMPERATURE rOR 
--------------•. ----------------------------.------------------------------ POLY IHIDE IS 400' C 
tROSS-OVER 330 500 550 m 540 OTHERS 501' t 
-------------------------------------------------------------------------- (CO)- tROSS-OVER 
1st KETAL(IF) ISS NIA 





(NO)- NORHALLY OPEn 
















I, t r.ETAL 2ud METAL 
I 
(HO) (NO) 
----..... -----_ .. _-........ __ ... _ .. --- .. -- .......... __ .................. _-,. .. " .......... _-------.. ----...... - .. ---- ..... -.... -- .... _------- ...... .. 
lIEFORE ANNEAL! HG . 
GOOD VIA DEFINITION, SHOOTH STEPS 
SOlIE SICHS or Ind KETAL UFTINC 
VISV.L IkSPECTION 
AFTER ANNEALING 
BUBBLING IN CENTER DIE, TOP PLATE or 
CAPACITOR HAS BU88LING, DEFINITE 2nd METAL 
tlnING 
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ORIGINAL PAGE IS 









3 4 5 6 7 8 
h'J\FER POS [nON 
200 300 
ANNEAL TEMPERATURE ('C) 
... 
• • Q 
9 10 11 
, 
400 500 
Wafer 8-24 The dielectric consists of 1.5 microns 










ORIGINAL PAGE IS 
OF POOR QUALITY 
-i11£1 HlJIIBER 8-2\ 
CAP1CITAHCE IIOOKHZI 10.B75pl 
lsI KETALICOI BESISTANCE 904eb., 
LEAIACE CURRENTlp.' 
is 'C FINAL' 
DIELECTRIC TYPE 2545 
~IEtECTRIC THICKNESS 
Ind IIETALICO) RESISTANCE 
BREAKDOWN VOLTIGI 
15 'C 200 'C FINAL' 
1.3Saicrons 
304oha, 
tAPAClTOB 14.9 . , 4BO laO 400 .- FINAL TEHPERATURE FOR 
--------------------------------------------------------------------------- POLYI"IOE IS 400't 
CROSS-OVER 100 m 400 390 130 OTHERS IOD'C 
--------------------------------------------------------------------------- ICOI- CROSS-OVER 
lsI KETAtOFl 145 HIA 







INOI- NOAHALL! OPEN 
--------------------------------------------------------------------------- OPEN- RIIOH_goh. 





m 400 CAPACITOR CROSS-OVER 1.\ KETAL Ind HE!AL 
SHORTS o o o o 
OPIHS 4 I I (NOI 
'ISUAL INSPECTION 
BEFORE ANNEALING 
VIAS NOT \/ELL DEFINED. APPEARS TO BE 




NO BUB8LIG. LOOKS COOD 













~ .~ , 
> ' ~ 60 
E 
~ 














ORIGINAL PAGE ~ 
OF POOR QUAL 









ANNEAL TENPERATURE C·C) 
9 10 
500 
Wafer 8-25. The dielectric consist of 1.25 microns 
of Dupont PI-2545 po1yimide. 
-102-
11 
ORIGINAL pp.QE IS 
OF POOR QUALITY 
WAFER IIUIIBEa 8-D 
CAPACITANCE (100KHZ) 




25 'C FINAL' 
DIELECTRIC TYPE PIQ 
DIELECTRIC THICKNESS I.075ai.rons 
2nd KETAL(CO) RESISTANCE 2810has 
BREAKDOYN VOLTAGE 
IS 'C 200 'C FINAL' 
CAPAClTOR . I 438 410 .- FINAL TEMPERATURE FOR 
--------------------------------------------------------------------------- POLYIKIDE IS 401'e 
tROSS-OVER 190 285 448 m 560 OTHERS SOO'C 
--------------------------------------------------------------------------- (CO)- CROSS-OVER 
lsI IIl:TAL!IF) 170 NIA 







(NO)- NORMALLY OPEN 







400 400 CAPACITOR 











fOOR SHAPED VIAS, COOD SLOPED SIDE 
·VALLS, EXCELLENT STEP COVERAGE, 110 SICIIS OF 
1.IFTINC 
AFTER ANNEALING 
IUBBLINC IN THE CENTER DIE, ALHOST 
ALL BREAKDOYNS OCCURRED BETWEEN PADS 































'" E ~ 
















Ii Figure 82. 
1 2 3 
100 
ORIGINAL PAGE IS 
OF POOR QUALITY 
• 25"C 




4 r 6· 7 J 
PArER POSITION 
200 300 
ANNEAL TE;IPERATURE ("C) 
B 9 10 11 
400 500 
Wafer 8-13. The dielectric consist of 1.7 microns of 





cR' r; ; ' .f, ~ "ACE 
~ .. ,. ;. ," , ' \\" ,Tl f'HOrOG RAPH 
Figu~e 83. Wafer 9-23. l~m PIO. Notice the excellent second 
level metal adhe£ion ~o the po1yimide. 
Figur e 84. Wafer 9-16. 0.5 ~m Dupont PI 2555. Notice both 




BLACK AND WHiTE PH>':; :,:': iiAPH 
Figure 8S. Dupont PI 2555 approximately l~ m thick. Notic2 
particulates for which po1yimide would not cover or 
adhere to. Unknown if they Were on the wa fe r initially 
or in the po1yimide. Also, coupler VM651 was used . 
Figure 86. Dupont PI 2555. 
dark vias) were 
this is results 
to use. 
On a few wafers, light areas (yielding 
observed in the po1yimid p Believe 
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BLACK ME! WMi T':: PH':' f'-'::i<APH 
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Wafer 8-18. l~m PI 2555 . Notice breakdown location 
in large capacitor. 
Wafer 8-18 . Notice that occasionally. breakdown 
occurred between pads • 
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, 
OR!G!N.t'.L P '\e: 
BLACK AND WHITE PHOT,)GRAPH 
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Figure 89 , Wafer 9-25, lllm PIQ, In this die, the breakdown 
of the capacitor experienced multiple breakdown 








Figure 90. Via of wafer 9-13, dielect~ic consist of thin layer 
( - 0.5~) poly imide PIO-13. Magnification is 6600X . 
Figure 91. Cross- section of Lig capacitor for wafer 9-13 illustrating 
top layer AI/Si, PIQ and bottom layer Al/Si. Top layer 
metal is lifted off the poly imide in preparing the SEM 
sample. Magnification is 8800X. 
-109-
\ 
Figure 92 . 
Figure 93 . 





BLACK AND WHITE PHOTOGRAPH 
Via of wafer 8-21, dielectric consist of approximately 
0.8 ~ polyimide PIQ-13. Map,nification is 4400X. 




"f'iGIN AL F' JI.GC A~D V;H1TE PHOTOGRAPH 
Figure 94. Cross-sect] on of b.g capacitor for wafer S·-21 illustrating 
thickness of top and bottom layer met2.1s and PIQ. 
Magnification is 8800X. 
Figure 95. Cross section of big capacitor for wafer 






IV. EVALUATION OF EXPERIMENTAL DATA AND RESULTS 
A. Breakdown Voltage and Leakage Currents 
Breakdown voltage data was taken for all wafers prior 
to any temperature anneal after the 200 0 C anneal cycle and after 
the final temperature anneal. All wafers were annealed at each 
o temperature (100, 200, 300, 400 and 500 C) for 30 minutes ire 
nitrogen. ~afers having po1yimide on ~hem either as the sole 
dielectric 0, es a composite were final annealed at 4000 C 
(since the po1yimide dissipation factor increases above this 
temperature). A summary of these measured results for the 
no temperature and final temperature anneal cases are presented 
in Table 38. Also, a pictorial representation of the relative 
magnitudes are presented in Figures 96 through 99 for both 
cross-over and.capacitor patterns. 
Also summarized in Table 38 is the measured leakage 
current data taken with 142 volts applied to the capacitor, cross-
over and first and second metal levels interdigitated finger 
fat terns. It should be noted that leakage currents were taken 
at several applied voltages. The behavior of dielectric current 
as a function of applied Voltage at an elevated temperature (lOOoC) 
is shown in Figure 100. Here, the linear I-V dependence is 
somewhat surprising since it is reported that many dielectrics 
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ORIGINAL PAGE IS 
OF POOR QUALITY 
BREAKDOlm VOLTAGE MEASURED LEAKAGE CURRENT Applied Voltage = 142 volts 
(volts) (pico-amp~res) 
T= 25'C T = 500'C T = 25"C T - 400/500'e 
C I C.O. C C.O. e I C.D. 1-LF~2-LF e I C.O·II-LFI 2-1. F 
! -
- I - I I I - 160 470 - - 0.5 230 135 ! 205 
I I 590 610 600 575 31. 91 585 
1
310 700 
2.5 I 57 I 28 I 42 335 45 C 355 340 66.2 I 810 320 635 8.0 182 93 I 157 
4.21 530 
I I 
610 585 530 560 590 740 0.45 , 172 1 97 , 157 
I I I I 450 550 580 520 11. 7 , 53 53 82 0.12 i 142 I 82 128 I I I 555 585 560 560 4.71 60 32 50 0.3 I 83 I 47 72 I , , 
620 660 580 575 0.83 42 27 42 0.15 i 95 , 57 83 , , 
480 400 355 345 6.4 230 110 165 350 I 110 155 9.1 I I 
510 490 330 345 0.7 85 50 75 1.8 330 80 , 150 
I , 
, 
510 460 540 541 0.33 123 77 127 0.1 , 150 I 87 148 , i , 
350 520 540 460 7.0 215 275 320 0,17 300 170 260 
545 465 530 495 3.5 310 95 145 0.1 265 I 155 220 , 
540 545 600 530 3.2 53 30 48 1.3 97 I 53 83 
i 650 300 520 330 400 26 210 380 170 2385 10K I 700 
500 450 310 14.9 590 365 615 I 112 200 390 4.15 2?7 I 
! I 500 510 355 480 3.9 105 50 97 0.9 67 , 37 102 I 
s.c. s.c. s. C. s. C. S.c:.. s.c. 195 115 - - 17350 16K 
260 330 220 355 9.6 176 352 256 240 11,50 11150 1400 
230 135 180 135 92 768 112 224 17K 1450 i 800 [1200 
520 400 450 365 7.0 3400 635 560 12.2 1700 I 200 I 315 
590 525 525 400 11.4 147 43 77 0.3 152 83 I 
122 
410 310 400 270 70.3 740 60 100 0.6 240 135 220 
475 290 310 350 10.7 170 95 145 0.2 285 165 240 
260 290 200 190 10 176 112 208 1025 450 270 350 
620 635 565 515 17.5 875 990 1300 0.151187 105 ! 167 
320 300 320 310 52.1 245 ll5 215 1.0 290 160 236 
485 480 470 470 7.1 135 75 130 1.0 275 155 230 
665 550 565 540 0.8 115 75 175 0.35 167 95 145 
480 400 400 230 14.9 200 120 210 0.9 255 145 210 
630 640 480 
1
560 0.5 63 45 75 0.1 95 57 87 
Table 38. Summary of breakdown voltages and leakage currents for capacitor (C), 
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NORMALIZED CROSS-OVER BREAKDOWN VOLTAGE (volts/micron) 
Figure 96. A plot of normalized breakdown voltages for cross-overs as a 
function of wafer type for three temperature anneal conditions: 
25°C-no anneal; 200°C-annealed for 30 minutes in nitrogen; Final T-
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(S-12)PE-Nit+PIQ ~.---.---.---.---.---.­~------------------
(8-10)PIQ+PE-Nit 


































NORMALIZED CAPACITOR BREAKDOWN VOLTAGE (volts/micron) 
A plot of normalized breakdown voltages for capacitors as a function 
of wafer type for three temperature anneal conditions: 2SoC - no 
anneal; 200°C-anneal for 30 minutes in nitrogen; Final ~ -anneal for 
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NORMALIZED CROSS-OVER BREAKDOWN VOLTAGE (volts/microns) 
Figure 98. A plot of normalized breakdown voltages for cross-overs as a function 
of wafer type for three temperature anneal conditions: 250°C-no 
anneal, 200°C-annealed for 30 minutes in nitrogen; Final T-annealed 





(9-2) D-Ox + PIQ 
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NORMALIZED CAPACITOR BREAKDOWN VOLTAGE (volts/micron) 
Figure 99. A plot of normalized breakdown voltages for capacitors as a function 
of wafer type fo~ three temperature anneal conditions: 25°C-no anneal; . 
200°C-anneal for 30 minutes in nitrogen; Final T-anneal for 30 
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PIQ + PE NITRIDE 
" .. " 
50 100 150 200 250 
APPLIED VOLTAGE (Volts) 
Figure 100, Measured value of leakage current as a function of 
voltage at T = 100°C for several dielectric types, 
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ORIGlNAL PAGE IS 
OF POOR QUALITY 
B. Dielectric Thicknesses 
Sample calculation of total dielectric thickness for two 
different dielectric composit wafers. 
thus 
d = 1 
where C = 
€ £ A 
o r 
d 
£ = 8.854xlO-18f/~ 
o 
2 A = 770, 625~m 
and assume 
TYPE 
atmospheric CVD oxide 
LPCVD oxide 
plasma enhanced oxide 
sputtered quartz 










Calculation of wafer 9-2, polyimide deposited over atmospheric CVD 
oxide. The oxide was measured accurately using the nanospec, however 
polyimide thickness not accurately known due to 
Cmeasured = 23.3 pf 
d 'd = d2 = 0.43 ~m OX1 e 
-119-







-IB 5 2 (B.B54xlO f/~) (7.70625xlO ~m ) 
23.3xlO-12f 
= 0.6B5~m 
Therefore dT = dl +d2 = 0.685 + 0.43 = l.l~m 
0.43~mJ 
4.2 
The dielectric thickness for most test samples was determined 
by a combination of nanospec, alpha step and capacitance measurement 
data. With the polyimide materials, the thickness of the dielectric 
over first level 1!letal patterns was found to be 75-BO percent 
of the thickness over the substrate resulting from its planarizing 
quality. Hence a combination of SEM analysis and capacitance 
measurements rendered tile best results for these dielectrics. 
A summary of dielectric thicknesses for the wafers tested 
is given in Table 39. Also in this table is the number of via 




f\,........ ni" ORiGiNAL p",.:oi:. .:;> 
OF POOR QUAUl"t' 
DIELECTRIC VIA'S 
THICKNESS OPEN CIRCUIT 





~'AFER ... " p. " NO .... 0 
"t:I ~ 
" " " " 
1000 600 400 C C.O. I-IF 
1-7 0.98 0.98 0 0 0(1) 3 5 1 
9-2 0.43 0.67 1.1 All All All 0 0 0 
9-8 0.92 0.48 1.4 All All 75 0 0 2 
2-22 1.0 1.0 71 64 6~ 2 I 0 1 2-8 1.0 1.0 71 59 6~ 4 4 2 I I 
2-15 0.25 0.95 1.2 4 ~1) I 2 4 1 0 3 I 2-2 0.25 1.05 1.3 1 1 0 0 0 
7-2 0.65 0.25 0.9 2 (2) I 3(1) 1 1 2 0 I 
7-13 0.55 0.25 0.8 0(3) 2 0 2 2 0 I 
3-23 0.95 0.95 1(4) 0(1.) 0(5 ) 2 34 0 I I I 3-9 1.1 1.1 14 (2 10 G 23 I 31 I a I 
I I 3-6 0.25 0.85 1.1 2 0 1 1 1 2 I 
7-25 0.26 0.84 1.1 1(1) 4 1 (l) 2 1 I 0 I I I 7-15 0.54 0.26 0.8 All All All 0 2 
I 
1 
I 7-14 0.55 0.30 0.85 All All AI] 2 0 I 
3-25 0.80 0.80 1(1) 2 1 27 
I 
55 I 1 5-14 0.35 0.35 0 0 0(1) All All , 0 
5-21 0.11 0.89 1.0 2(1) 0(1) 1(1) 2 2 0 
8-3 . 0.59 0.11 0.7 1 0 0 3 2 0 
5-3 1.0 1.0 0 1 1 11 20 0 
5-12 0.25 1.1 0 0 0 0 0 0 
8-10 0.45 0.85 0.7 1 0(1) 0 0 1 0 
9-16 1.0 0.25 1.0 0 0 0 0 0 0 
9-25 0.8 0.8 1 1 1(1) 1 0 0 
8-18 1.5 1.5 8 12 13 0 1 1 
8-20 1.1 1.1 2 1 4 0 0 1 
8-22 1.2 1.2 1 0 0 0 0 0 
8-24 1.5 1.5 7 2 1 1 1 1 
8-25 1.25 1.25 4 2 2 0 0 0 
8-13 1.7 1.7 2(1) 0 1 0 1 0 
Table 39. A summary of dielectric thicknesses, the number of 
via open-circuits and the number of capacitor (e), 






































C. A Figure of Merit for Dielectrics 
In order to compare the various types of dielectrics 
tested in order to find the optimum dielectric for double layer 
metal processes, a figure of merit had to be derived. This 
figure of merit should include the following dielectric 
characteristics: 
high breakdown voltage for both capacitor and 
cross-over structures per unit thickness (maximum 
electric field strength). 
high dielectric resistance (as measured by leakage 
current for an applied voltage) per unit thickness 
low number of short circuits measured between metal 
layers for capacitor and cross-over structures as 
well as between interdigitated fingers for each 
metal level 
high interface dielectric resistance (as measured 
between interdigitated fingers for each metal level) 
Taking all of these desirable parameters into account, a 
dielectric and a comprehensive dielectric figure of merit 
(CDFM) have been defined (see next subsections). Based on these 
definitions, calculations for each dielectric have been undertaken 
and the results shown in Tables 40 and 41 for no anneal and 
final anneal cases. In addition, representation of the top ten 
dielectrics as per their CDFM value are shown in Figures 101 through 
103. Figure 103 represents 'the results if: two micron thick 
polyimide (twice the normalized breakdown voltage and dielectric 




C1 - DIELECTRIC FIGURE OF MERIT - D.F.M. 
D.F.M. [NOR-B.V.](NOR-~][l/N s.c.] 
where 
NOR-B.V. = Normalized Breakdown Voltage (volts/micron) 
= Measured Breakdown Voltage 
Dielectric Thickness = 
= Maximum Electric Field Strength 
B.V. 
t 












A degradation in DFM by up to 50% due to the 
measured number of short circuits (s.c.) per 
wafer (76 die) in capacitors or cross-overs. 
-3 1 - 6.58x10 (#s.c.) 
C2 -COMPREHENSIVE DIELECTRIC FIGURE OF MERIT - C.D.F.M. 











Interfac~ dielectric resistance measured between 
interdigitated fingers (I.F.) for both first 
level (RI . F.-1 ) and second level (RI . F.-2) 
metal layers. 
A degradation in RI •F• by up to 50% due to the sum 
of the measured number of short circuits per wafer 
(76 die) in the first and second level metal inter-
digitated finger test pattern. 




C3 - SAMPLE CALCULATION OF C.D.F.M. 
Wafer 2-22 After Final Anneal Temperature 
C.D.F.M. = (Capacitor D.F.M.) (Cross-Over D.F.M.)RI •F• 
where 
arid 
Capacitor D.F.M. = (NOR-B.V.)(NOR-R-)(l/C ) n s.c. 
measured B.V. = 530 volts 
I leakage = 0.45 pico-amp for 142 volts applied 
thickness = 1.0)lrn 









0.45pA t 1 = 315.6x1012ohms/)lrn L O)lrn 
Number of capacitor short circuits in 76 die 2 
l/C 
s.c. 
= ~O ( 7~~X) + 50J = 
= 1-6.58x10-3 (2) = 0.987 
1 
100 
-3 1-6.579x10 (Is.c.) 
Therefore: 
Also 
Capacitor D.F.M. = (530 volts/)lm) (315.6xlO12ohrn/)lrn) (0.987) 
165.1x1015 vo1t-ohm/)lm2 
Cross-over D.F.M. (NOR-B.V.)(NOR-~)(l/COs.c.) 
measured B.V. = 560 volts 
I1eakage = 172 pA 




NOR-B. V. = 560 volts 560 volts/)lm = 1 )lm 
142 volts 1 12 NOR-~ = = 0.826xlO ohm/)lm 172 pA 1. O)lm 
Number of cross-over short cir.cuits in 76 die = 0 
l/CO = 1 
s.c. 
and 
Cross-over D.F.M. = (560 volts/)lm) (0. 826xl012ohm/)lm) (1.0) 
= 462.56xl012 volt-ohmi)lm2 
Now 
R = loF. 
Measured leakage current for 1st level = 97 pA 
Measured leakage current for 2nd level = 157 pA 
24 2 1. 324xlO ohm 
Number of interdigitated finger short circuit for 
first level metal is I, and for second level 
metal 1; total for both levels 2 
l/R IF-s.c. = l-6.58x10-
3 (2) 0.987 
Thus 
R = (l.324x1024 )(O.987) = 1.307x1024ohm2 
-loP. 
C.D.F.M. =[(165.lxl015 vo1t-ohm/\lm2) (462. 56xl012volt-ohm/\lm2) 






. .~ CAPACITOR 
(NO ANNEAL) 






9-2 40.5 536 0 
9-8 15.3 239 0 
2-22 33R 610 2 
2-8 121 450 4 
2-15 252 463 1 
2-2 1316 477 0 
7-2 247 533 1 
7-13 2536 63R 2 
3-23 4530 537 2 
3-9 184 318 23 
3-6 369 495 1 
7-25 403 491 2 
7-15 68 385 0 
7-14 112 588 2 
3-25 45~ 625 27 
5-14 0 
- 76 
5-21 148 260 2 
8-3 22 328 J 
5-3 203 520 11 
5-12 113 536 0 
8-10 29 586 0 
9-16 133 475 0 
9-25 17.8 325 1 
8-18 54 413 0 
8-20 25 291 0 
8-22 168 404 0 
8-24 1183 443 1 
8-25 76 384 0 
8-13 671 371 0 
DFM 
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BVNORI I DFH 115. c. 14 
X10 
-
- - 5 -
22 2.21 555 0 1. 23 





204 2.68 585 0 , 157 
53 26.81 550 I 4 
1
1436 
116 19.7 488 0 961 
628 26 508 0 1321 
130 6.9 444 2 301 
1596 21 612 I 2 1263 2401 12 484 34 455 
49.3 6 472 I 31 225 
I 181 4.2 423 1 1 175 195 24 495 1 1197 
26.5 8.5 650 2 548 
64 2.8 529 0 150 
234 16.9 637 55 686 
- 0 s.c. 76 
-
38 8.1 330 2 263 
7 2.6 193 2 51 
98 0.4 400 20 14.6 
61 8.8 477 0 1421 
17 2.7 443 1 121 
63 8.3 290 0 i 242 
57 10 363 0 367 
22 1.1 423 1 45 
7.3 5.3 273 0 144 
68 R.8 400 0 351 
520 8.2 367 1 300 
29 5.7 320 0 182 
620 13.2 376 1 495 
INTERDIGITATED 
FINGERS 
~"'C'I #S,C'I RTF CDVM 
X1055 "-I.F 12-I.F'XlO22 




1 1 4.6 1.5 
2 1 454 345 I 
3 6 '1186 1322 
0 4 :1732 14367 
0 2 llO f,3 
0 1 534 10760 
, 
0 0 206 2250 
, 
0 1 23 26 , 
, 




1 2 I 31 4.5 I 
1 5 9 o.y 
1 1 410 658 
0 1 89 -
0 1 22 2.2 
0 2 I 80 0.3 
0 1 160~ '0 0 i 1 155 
0 I 1 1 334 7 0 I 1 145 22. i 18 0 I 1 86 1 1 1.5 0.01 
1 2 80 0.8 
0 1 205 49 
1 2 150 234 
0 I 2 79 4 
0 ! 3 585 1795 i 
Table 40. Calculated values of dielectric figure 0f merits (D.F.M.) 
and the comprehensive dielectric figure of merit (C.D.F.M.) 



































ORIGINAL PAGE: i3 
OF POOR QUALITY 
CROSS-OVER 
(FINAL ANNEi\t TEMP.) (FINAL ANNEAL TENP .. ) 
RNOR iBVNOR~ DFM ~ORJBV NOR I ' ilFll 
__ I IIs.e. XIJ~ I"s.e. Xl012 XIO.lL _ I Xl014 
290 163 3 463 6.3 480 I 5 292 
51.6 545 0 281 22.6 523 0 1185 
12.7 254 0 32 5.6 243 0 135 
316 530 2 1651 8.26 560 
I 
0 463 
1183 580 4 6685 10.1 520 4 512 
1 394 467 1 1829 14.3 467 0 666 
728 ! 446 0 3248 11.5 442 0 508 I , 
17.31 3')" 1 I 678 4.5 I 383 2 171 98.61 413 2 402 5.4 431 I 2 229 1495 I 568 2 8380 9.96 568 34 439 759 
I 
491 23 3165 4.3 418 I 31 143 I 
1291 482 1 6178 4.9 450 I 1 218 
99 ! 545 2 534 13.3 482 1 637 
0.07 I 413 0 I 0.31 0.18 500 ! 2 8.8 , 
, 
40.3 365 2 145 7.36 459 i 0 , 338 I 197 444 27 720 26.5 600 1 55 1014 
s.c. s.c. 76 - s.c. - ! 76 -
I 
0.6 220 2 1.3 0.98 355 , 2 34.3 




450 11 48.6 365 I 20 26.6 0.84 I 430 477 0 2053 8.5 364 0 309 i 
338 I 571 0 193 8.46 386 1 1 324 
I 
710 310 0 2201 4.98 350 , 0 174 
0.17 250 1 0.43 3.94 238 I 0 94 
631 377 0 2379 5.06 343 I 1 172 
129 291 0 376 4.45 282 0 126 
118 392 0 464 4.3 390 0 168 
271 377 1 1013 5.7 360 1 203 
126 320 0 404 4.45 184 0 82 
835 282 0 2356 8.8 330 1 291 
';'~ 
INTERDIGITATED . U >,0 
FINGERS JF- I-l ....lH ;i :::r:: 0::<: !:'l E-o A..,....; 
115. c. lis. c. RIF COFM iCDFM l-LF 2-LF Xl022 Xl053 'X1053 
, 
1 0 72.4 98 : 
0 8 1624 5406 1 
I 
2 3 133 5.8 
, 
, 
1 1 131 998 
, 
2 1 189 6463 
, I 3 6 I 561 6832 , 
0 ! 4 1 415 6852 
i I 
, 
0 I 2 117 125 0 1 , 167 154 
! 0 0 i 157 5776 
0 1 42 190 I 2 
I 
1 58 780 
0 1 455 1548 
I I 2 4.4 .. 0 
1 5 87 1,3 ! 
1 1 I 527 381,9 , 
0 1 i 0.02 -
0 1 1.2 -0 
0 2 2.0 -0 
0 1 32 0.4 I 
i 0 I 1 198 1258 I , 0 I 1 I 67 42 , 0 1 51 196 3130 
0 1 21 '0 i 0.1 
1 1 113 463 i 7400 
1 2 52 25 I 397 I 
0 1 56 44 ( 697 
, 
1 2 143 294 I 4679 
0 2 65 22 349 
0 3 398 2723 144238 
Table 41. Calculated values of dielectric .figure of merit (D.F.M.) 
and the comgrehensive D.F.ll. for all wafers after final 
anneal (400 C for 30 minutes for polyimides, and 5000 C 
for 30 minutes for all others). 
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I 
NO TEMPERATURE ANNEll. 
ORIGINAL PAGl'.: i3 
OF POOR QUALITY 
2-2 Undoped Low Pressure CVD Oxide plus Hitachi PIQ-13 
7-13 Hitachi PIQ plus Undoped Low Pressure CVD 0 ide 
7-25 I Undoped Plasma Enhanced Oxide plus Hitachi PIQ 
3-23 I Doped Plasma Enhanced Oxide 
8-13 I Hitachi PIQ-13 
I 
0:: 
<:l 2-15 I Doped Low Pressure CVD Oxide plus Hitachi PIQ-13 i 
g'j 
i 3-25 P Undoped Plasma Enhanced Oxide 
2-8 ~ Doped Low Pressure CVD Oxide 
8-24 Dupont PI-2555 
5-12 Plasma Enhanced Nitride plus Hitachi PIQ-13 
o 
Figure 101. 
, • • I I 
20 40 60 80 100 
Percentage C.D.F.M. (%) 
Ranking of the top ten wafers (of the 30 tested) in 
percentage having the highest C.D.F.M. before any 
annealing temperatures based on wafer 2-2 (highest) 
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AFTER FINAL ANNEAL TEMPERATURE 
(400°C-polyimides, 500°C-all other) 
Undoped Low Pressure CVD Oxide plus Hitachi PIQ-13 
Doped Low Pressure CVD Oxide plus Hitachi PIO-13 
Doped Low Pressure CVD Oxide 
Doped Plasma Enhanced Oxide 1 
Doped Atmollpheric CVD Oxide I 
Undoped Plasma Enhanced Oxide I 




I Undoped Plasma Enhanced Oxide plus Hitachi PIQ-
I Plasma Enhanced Nitride plus Hitachi PIQ-13 
I Undoped Low Pressure CVD Oxide 
L I I I I 
20 40 60 80 100 
Percentage C.D.F.M. (1%) 
Figure 102. Ranking of the top ten wafers (of the 30 tested) in 
percentage having the highest C.D.F.M. after final 
temperature anneal based on wafer 2-2 (highest) with 





















AFTER FINAl ANNEAl TEMPERATURE 
(400·C-po1yimides, 500·C-a11 others) 
ORIGiNAL PAG~ IS 
OF POOR QUALITY 
Hitachi PIQ-13 (2~m thick) I 
I Dupont PI-2555 (2~m thick) 
I Undoped Low Pressure CVD Oxide plus Hitachi PIQ 
I Doped Low Pre,;sure CVD Oxide plus Hitachi PIQ 
1 Doped Low Pressure CVD Oxide 
I Doped Plasma Enhanced Oxide 
Dupont PI-2555 (2~m thick) 
Undoped Plasma Enhanced Oxide 
Dupont PI-2555 (2~m thick) 
Undoped Plasma Enhanced Oxide plus Hitachi PIQ 
I I • '- I 
20 40 60 80 100 
Percentage C. D. F .M. (%) 
Figure 103. Ranking of the top ten wafers (of the 30 tested) in 
percentage having the highest C.D.F.M. after final 
temperature anneal based on wafer 8-13 (highest) 
assuming two micron thick po1yimides whereas all 
other dielectrics and composits are one micron thick. 
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~., 
ORiGINAL FAG'::: IS 
OF POOR QUALITY 
D. Pinhole Count 
Using the decoration technique, the procedure is as 
follows: 
, 
' I \ .' I 
I I t 
'I ~rr~~~-rrr~~TT~~~~~~''--Aluminum (approx. ZOOOA) 
~::::::::~/~::~/::~~~~I::~~SiOZ approx. lZOOA, or imICO~ / /1) royal blue f::.eld 
DIELECTRIC 
/ ,SU/BSTRATE i"I:'; Ii,: /,I/'j 
1. Deposit dielectric (or combination of dielectrics) as 
indicated above. 
Z. Dip wafer in hot phosphoric acid a time equivalent to 
3 to 5 times the aluminum thickness etch time. Rinse 
wafer in D.I. HZO. 
3. Strip dielectric. 
4. Monitor etch pits in Al (dark blue s:.licon dioxide 
field easily distinguished at etched ~_ocations). Estimate 
average pinhole density per unit centimeter. 
5. Pinhole density is a function of dielectric material dnd 
its thickness. 
6. An extenaion of this test can be used to monitor the 
integrity (ie, pinhole density) of the photoresist 
used in patterning the dielectric. 
Improved results can be obtained if etching in the hot phosphoric 
acid mixture is accomplished ultrasonically. Typical pinholes as 
observed in the microscope are shown in Figures 104 and 105. 
-131-
Figure 104. 
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Wafer 4-7. Micrograph of a pin-hole location as etched 
through low-pressure CVD oxide into the thin aluminum 
of the test pattern. The oxide has not yet been removed. 
" .. 
,' '# • 
. ' ~. ' ~ ~ .. ~ . 
" . " , 
" .. ~ 
'" 
'. .' . .'/.'. ,<"'; ' 
; :. ' .. ' . 11 .'1 
. :" ',;~ :,~;1 
Wafer 4-10. A pin-hole in plasma deposited oxide (from 
Pacific Western) resulting from removing particulates in 
the scrubber. Notice void where particulate was before 
scrubber removal. 
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E. Adhesion and Life Testing 
In order to monitor the adhesion of the second level metal 
to the various dielectrics as well as the adhesion of the dielectrics 
to the substrate, a pressure-temperature-humidity-bias (PTRB) test 
chamber had to be constructed. A modified pressure cooker was 
used as shown in Figure 106, consisting of a heater controlled 
wafer chuck (temperature monitored with a thermocouple), a 
couple of wafer probes, a means of introducing an inert gas and 
a pressure gauge to monitor the pressure accurately. The complete 
set-up is shown in Figure 107. 
A summary of the number of pinholes as determined from the 
decoration test and the adhesion characteristics of top metal 
to the dielectric and also the dielectric to the substrate 
(over aluminum) using the scotch tape stress tape is given in 
Table 42. The presence of pinholes in the dielectric was first 
determined by measuring the resistance between the top and 
bottom level metals (of lot MS4) for the whole wafer covered 
with metal. All were short circuited. Next, the top level metal 
was patterned into one centimeter squares, with each wafer having 
14 to 16 whole one square centimeter areas. The number of these 
squares which were open circuited compared to the total is given 
in Table 42 as the first column under the pinhole test data. These 
wafers were next exposed to rOom temperature water, boiling water 
and pressurized steam (15 psi) for 15 minutes each. After each 
exposure to water, the wafers were spun dry and dehydrated at BOaC 








• • I. • '-., 
" ,! l r" r ·· ) RAPH 
Illustration of pressure cooker arranged for making 
pressure-temperature-humidity-bias test. 
Complete set-up for making pressure-temperature-
humidity-bias (PTHB) test on dielectrics . 
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, 
to the surface, a rapid pull of the tape perpendicular to the 
wafer removes a portion of the top level metal in some cases. 
The percentage of top metal removed is given in Table 42. 
. ~, It should be noted that prior to performing the top metal 
adhesion test, it was attempted to pattern the d;.,:,lectric using 
2 the top 1 em metal squares as a mask. The oxides were rather 
easily patterned, but the polyimides had to be left in hydraz~ne 
for an extended period of time (2 hours). 1:lIis dielectric 
patterning attempt probably affected the top metal adhesion 
tests. 
Next, the top level metal was removed in a hot phosphoric 
mixture and then allowed to sit in the ul.trasonic etcn for .'l. 
period of time (15 minuces). This allowed the etching of the 
bottom metal through the dielectric pinholes. The average 
number of pinholes counted per dielectric is given in Table 42. 
After counting the pinholes using a calibrated microscope, 
the wafers were exposed to room temperature water, boiling 
water and pressurized steam again such that the Scotch tape 
adhesion test could be performed on the dielectrics. The 
percentage dielectri" lifted is given in Table 42. 
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• 
PINHOLE DIELECTRIC TEST 
ORIGINAL PAGE is 
OF POOR QUALITY 
PINHOLE TEST SCOTCH TAPE TEST (% lift-off) 
Top Metal Dielectric 
2 2 
--
WAFERS TYPE lem lem Avg. 1/ 25°C 100°C 15psi 25°C 100°C IJpsi 
(~) %o.c. pinholes 1120 112 0 120°C H2 O H2O 120°C tot per cm2 15 min 15 min 15min 15m10 30min .3Qnin 
4-6 l"D-LP-Ox 0/14 0 6.3(j) O(a) O(a) O(a) 90 95 95 
4-7 l"D-LP-Ox 0/14 0 8.3 O(a) O(a) O(a) 60 70 70 
4-8 0.25" D-LP-Ox+PIO 16/16 100 1.2 90(h) 95 100(e 100 100 100 
4-9 l"D-PE-Ox 15/15 100 0.2 O(a) O(a) 0(.) 90 95 95 
/,-10 lpD-PE-Ox 13/13 100 0.3 O(a) O(a) O(a) 95 95 95 
4-11 0.25"D-PE-Ox+PIO 13/14 93 0.25 a a a 100 lOa 100 
4-12 l\JPE-Nit 11/14 79 1.1 a a a 15 15 IS 
4-13 0.25"PE-Nit + PIO 16/16 100 0.2 a a a 95 100 100 
4-14 0.5\1 l1tz 0/13 0 >100 Oed) Oed) a (d) 90 SO(k 95 
4-15 O.luQtz+PIQ 13/14 93 1.0 a a a 65 65 65 
4-16 PIQ+0.25pO-LP-Ox S/14 57 0.4 O(e) O(e) O(e) 65 70 76 
4-17 PIo+O.25"D-PE-Ox - - 2.0 100 100 100 (f) 100 100 100 
4-1S PIQ+0.25"PE-Nit 11./14 100 o.OS O(~) O(g) O(g) a a 5 
4-19 PI!)+O.lPOtz - - 10 (h) (h) (h) lao 100 100 
4-20 O.411D-Ox+PIQ 14/14 100 0.7 aO(i) 90 100 90 lao 100 
4-21 0.7"PIQ 6/14 43 :>100 90(i) 95 100 95 100 95 
4-22 0.75"PI-2555 0/14 a 13.1 90(i) 95 100 95 95 100 
4-23 L4, PI O S/16 50 1.3 50(!) 70 100 95 95 100 
4-24 1. 2" PI-2555 5/14 36 IS.7 S5(i) 95 100 95 100 100 
NOTES: 
s.c. = short circuit 
c.c. = open circuit (resistance measurement he tween mc.>t<lls utilized mercury prohe) 
(~) top metal did not lift but oxide in the scribe lin~5 did lift off 
(b) 90% top metal lifted plus 20% of the polyirnide lifted 
(e) 100% top metal lifted plus 90% of the poly imide Ii fted 
(d) quartz in scribe lines lifted 
(e) oxide in scribe lines lifted, poly imide stayed 
(f) all metal lifted, break at oxlde-polyimide interface 
(g) nitride in scribe lines lifted 
(h) top metal was removed in prior processing 
(i) wafer had been in hydrazine for 2 hours trying to pattern 
polyimide in scribe lines prior to this test 
(j) average number of squares inspected was 8, inspection made by microscope 
(k) one area on wafer exhibited excellent adherence 
Table 42. A summary of the number of pinholes as determined from 
the decoraclon test and the adhesion characteristic of 
top meLq1 to the dielectric and also the dielectric to 




V. CONCLUSIONS AND RECOMMENDATIONS 
Based upon the defined com?rehensive dielectric figure of 
merit (C.D.F.N.) after final anneal temperatures, the low 
pressure CVD oxide combined with polyimide as well as low pressure 
CVD oxides and plasma enhanced oxides by themselves look very 
promising. Similar results are observed for these dielectrics 
having no temperature anneal. If two micron thick polyimides 
are allowed to be compared to all other dielectrics which are 
one micron thick (since they do not increase in stress with 
increased thickness and since most po1yimides used in the 
semiconductor industry today are 1.5 to 2 microns in thickness), 
then po1yimides look very promising. 
It should be noted that the thickness of the dielectrics 
on wafer lot NS4 (the pinhole test wafers) Was not measured, 
and from the pinhole count results, it is suspected that much 
thinner dielectrics existed on these wafers (especially for 
po1yimides) than anticipated, or the fact that too many 
experiments were conducted on these wafers to render representative 
results may be an equally valid explanation. 
It should also be noted that the sputtered quartz as 
received from the vendor waS thin and enhibited poor adherence to 
the substrate. Nuch of this dielectric was removed in attempting 
to pattern via holes in the thin quartz (1000 R) for use with 
po1yimide composites prior to depositing second level metal. Thus, 
it exhibited the poorest qualifications as a dielectric as 




For future recommendations, it is suggested that an 
investigation of other dielectrlc combinations be conducted. 
In the study just completed, only dielectrics by themselves 
(atmospheric, LPCVD, plasma and sputtered oxides, plasma nitrides 
and polyimide) or these dielectrics combined with polyimide 
were investigated. To complete this study, a look at other dielectric 
combinations should be undertaken and their advantages utilized 
(i.e., by depositing a more denser plasma oxide first and then 
followed by a less denser low pressure or atmospheric oxide, 
excellent via wall slopes may be realized in patterning this 
combination; nitride over polyimide proved excellent in the present 
study in pinhole density and film adhesion under pressurized 
steam, what about nitride over oxides, etc.) 
-
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